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Summary
This thesis is focused on the investigation and implementation of novel techniques for the
design of X band (8− 12GHz) power amplifiers.
One of the main topics is the expansion and novel implementation of continuous mode
theory, with the intention of improving the bandwidth and efficiency of X band power
amplifiers. This work builds upon the Class B/J continuous mode theory to incorporate
cases where <[ZF0] 6= RL, not described by the original Class B/J theory, with a tool
called the “clipping contour”.
The clipping contour tool shows a graphical representation on the Smith chart of
the boundary between impedances generating a voltage waveform which will modulate
or “clip” the current waveform, and a voltage waveform which will leave the current
waveform unaltered. This non-clipping space is shown, with measured load pull and
amplifier data, to represent the maximum efficiency case for a given ZF0, thus the clipping
contour tool thus gives designers the ability to predict the areas of highest efficiency and
power given any ZF0, without the need to use costly, time consuming multi harmonic load
pull techniques.
Push pull amplifiers using quarter wave coupled line baluns are proposed as an ideal
matching topology to exploit this new tool. Various balun topologies are studied using
a novel extended transmission line model. This model is shown to predict accurately
and explain the “trace separation” effect seen in planar baluns and not their 3D coaxial
cable equivalents. It also forms the basis of analysis which results in a powerful new
equation capable of guaranteeing the elimination of trace separation completely, without
compromising performance. This equation is used to design an optimal balun which
possesses the largest fractional bandwidth (130%) of any balun ever published on single
layer thin film Alumina, whilst simultaneously eliminating trace separation.
The optimised Alumina baluns are used to construct push pull output demonstrator
circuits which show efficiencies of 40% over greater than an octave bandwidth, a significant
advancement of any other comparable published work. These techniques demonstrate the
potential to exceed double octave bandwidths with efficiencies greater than 40% once
optimised. Initial investigations on MMIC and 2.5D processes show the potential to
replicate the Alumina performance over octave and decade bandwidths respectively.
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List of Abbreviations
j The complex operator j =
√−1
RF Radio Frequency
OC Open Circuit
SC Short Circuit
OCSS Open Circuit Shunt Stub
SCSS Short Circuit Shunt Stub
PA/RFPA Power Amplifier/RF Power Amplifier
LNA Low Noise Amplifier - An amplifier with high gain and a low
noise figure that usually amplifies very low amplitude signals
from detection devices such as antennas
VNA Vector Network Analyser. Used primarily to measure S
parameters.
LO Local Oscillator.
Balun Balanced to unbalanced transformer. Converts a single ended
signal to a balanced signal.
DLL Dynamic load line. The dynamic current and voltage
trajectory, typically plotted drain current versus drain voltage,
at a specified frequency.
DCIV Direct Current, Current and Voltage properties of a transistor.
DUT Device under test. Refers to the circuit or component under
test in the current measurement.
MMIC Monolithic Microwave Integrated Circuit.
VIII
LCP Liquid Crystal Polymer. Plastic substrate material which can
be used to fabricate low cost, 2.5D “stacked” microwave
circuits.
ZXF0 Impedance at the Xth harmonic, where 0-DC, 1-Fundamental
etc. 1
ΓXF0 Reflection coefficient at the Xth harmonic, where 0-DC,
1-Fundamental etc.
VXF0 Fourier Voltage component of a waveform at the Xth
harmonic, where 0-DC, 1-Fundamental etc.
IXF0 Fourier Current component of a waveform at the Xth
harmonic, where 0-DC, 1-Fundamental etc.
PXF0 Power of a harmonic power source at theXth harmonic, where
0-DC, 1-Fundamental etc.
dB Decibels. A logarithmic scale used to compare two figures,
dB = 10log(A/B). 3dB is a ratio of 1/2, 6dB a ratio of 1/4
and so on.
dBm Decibels referenced to 1mW - A logarithmic measure of
power, referenced to 1mW
MAG Maximum Available Gain. The ratio of available power from
the DUT to the power input to the DUT.
Power Gain The ratio of the power delivered to the load over the power
input to the DUT.
S21 The scattering parameter often associated with gain (where 1
is the input port). Typically defined as b2/a1, where all other
ports are passively terminated.
η Drain Efficiency. The ratio of DC power successfully
converted to RF power at the DUT output (PRFout/PDC),
usually displayed as a percentage.
1Where no number is given, 1 is often assumed for these harmonic metrics.
IX
PAE Power Added Efficiency. The proportion of DC power
successfully converted to the additional RF power generated
at the DUT output, i.e. minus the required drive power
((PRFout − PRFin)/PDC). Differs to η in that it requires high
gain as well as good conversion efficiency.
ft Unity current gain frequency. The frequency at which the
current gain of the transistor reaches unity.
fmax Unity power gain frequency. The frequency at which the power
gain of the transistor reaches unity, or the maximum frequency
at which the transistor will oscillate. Typically lower than ft.
P1dB Point of 1dB compression. The output power at which the
gain of the amplifier is 1dB below its extrapolated small signal
response.
IMx Intermodulation product. The Xth order product produced by
the mixing of an amplifiers harmonics. Usually only the odd
numbered harmonics are of interest (3,5,7,9,..) as these reside
very close to the fundamental frequency and are very difficult
to filter out.
IPx Intermodulation Point. The power at which the magnitude of
the Xth order intermodulation product would equal the power
of the fundamental tone at the output, assuming neither signal
entered compression.
PUF Power Utilisation Factor. The amount of power generated by a
set of voltage and current waveforms, as compared to the Class
A condition (sinusoidal voltage and current).
ACPR Adjacent Channel Power. A measure of the power leaked into
an adjacent channel, relative to the carrier power (dBc).
Igen Current generator. Typically used to refer to the theoretical
intrinsic output current in transistors which can be accessed
using de-embedding techniques.
Vmin/Imin Waveform minimum voltage/current. The global minimum
value for a given waveform.
X
Vmax/Imax Waveform maximum voltage/current. The global maximum
value for a given waveform.
IHS Input Harmonic Shorting. The technique of terminating the
transistor input port with a short circuit with the second and
possibly higher harmonics to improve the shape of the output
current waveform.
FBW Fractional Bandwidth. The span of the bandwidth divided by
the centre frequency, often expressed as a percentage.
CPW Coplanar Waveguide, a type of transmission line.
PDK Process Development Kit. Suite of models collectively known
at the PDK. May be active and/or passive, usually provided by
the process foundry.
PSO Particle Swarm Optimisation. Root finding algorithm capable
of solving complex problems in high dimensional space in the
presence of multiple minima.
GaAs Gallium Arsenide.
GaN Gallium Nitride.
Si Silicon.
GaAs Gallium Arsenide.
FET Field Effect Transistor. Transistor which controls current by
applying an electric field across a junction.
BJT Bipolar Junction Transistor. Transistor which controls current
by supplying charge carriers to a reverse biased PN junction.
CMOS Complementary Metal Oxide Semiconductor transistor. Type
of FET technology, common in digital electronics. A very
simple structure designed for low frequency operation.
LDMOS Laterally Diffused Metal Oxide Semiconductor. Type of FET
optimised for microwave power applications.
XI
HEMT High Electron Mobility Transistor. A type of field effect
transistor
HBT Heterojunction Bipolar Transistor. A type of bipolar transistor
designed for microwave frequencies.
RL Optimal resistive load for a power transistor. Estimated
directly from the DCIV trace.
WCDMA Wideband Code Division Multiple Access. Spread spectrum
modulation scheme. This is an air interface standard is defined
for 3G telecommunications networks.
S/X band IEEE Radar frequency bands (ITU standard 521-2002). X
band covers 8− 12GHz and S band covers 2− 4GHz.
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1 Motivation & Objectives
Microwave power amplifiers (PAs) are an essential part of microwave communications
systems, responsible for boosting the transmit signal power to overcome propagation
losses inherent in the transmission medium.
A History of Microwave Amplifiers - Magnetron’s to Solid State
The first electromagnetic communication systems used large spark gap generators to
produce wideband electromagnetic pulses used to send Morse code messages. These
extremely high power wideband amplitude modulated signals were only useful for long
distance half duplex communications, and the data rate was limited by the operator’s
ability to resolve the spacing of the clicks in time. Early 1940s investigations into microwave
propagation focused on the military applications of sensing and early warning systems.
The first true narrow band microwave source was the American physicist Albert Wallace
Hull’s magnetron [1]. Its ability to produce high power and high frequency electromagnetic
radiation made the magnetron ideal for airborne Radar applications, where the high frequency
signal provided excellent spacial resolution and enabled aircraft to use smaller parabolic
antenna dishes rather than bulky and drag inducing dipole antennas. Magnetrons however
had certain weaknesses that made them unsuitable for the communications age and were
eventually phased out in favour of Klystrons.
Klystrons are high power tube amplifiers coupled with a low power, temporally coherent
source. By maintaining power to the source and turning the tube amplifier on and off,
the generated signal is, unlike the Magnetron’s, both frequency and phase stable. The
source and amplifier configuration also allowed easy integration of low power signal
processing components which could be placed between the source and the tube amplifier.
This was especially attractive for radar applications where invention of pulse compression
and Doppler shift techniques, both requiring synchronous transmit and receive, enabled
simultaneous range and speed estimation. The vacuum tube amplifiers were however
susceptible to physical damage in demanding applications, were physically large and
required high voltage supplies. The advent of low power communications and distributed
systems such as phased array radar which did not require the high powers available
from tube amplifiers heralded a shift towards emerging solid state transistor amplifier
technologies capable of operating from low voltage supplies and with a greater potential
for reliability and physical robustness.
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Technology Drivers
Microwave communications have emerged in the last three or four decades as the wireless
system physical layer of choice for commercial applications, thanks to a combination of
low cost high to medium power microwave electronics, high theoretical data rates and
favourable atmospheric transmission properties (Fig 1.1). Beyond radar, these applications
were initially used for long distance point to point links for telecommunications such as
American Telephone and Telegraph’s “long lines” service. The infrastructure cost of these
links was lower than laying equivalent coaxial cables, especially in mountainous terrain.
Figure 1.1: Attenuation by atmospheric gases in the Microwave spectrum [2].
The advent of the first transistors from Bell Labs (1940/50s) and commercial integrated
circuits, first by Jack Kilby at Texas Instruments (but made commercially successful
by Robert Noyce at Fairchild Semiconductor), drastically reduced the cost of complex
control circuitry. Ultimately, Microwave solid state transistors and advances in monolithic
integrated circuits in the 1980s pushed the cost of complex microwave circuitry down to
the level of near universal affordability. MMICs capable of implementing sophisticated
transmitter and receiver architectures in a single package are now available, and most
modern mobile phones contain more than one. The mobile phone industry alone is
predicted to be worth $150.4bn in 2011 and reach $203.8bn by 2016 [3].
To achieve high data rates, necessary for transmission of demanding data applications
such as on demand video, increasing bandwidth allocation is necessary to increase channel
capacity as predicted by the Harley Shannon law [4]. Multiple communication systems
operating in the same frequency spectrum requires rigid restrictions on the use of bandwidth
and “polluting” of adjacent bands, a problem known as “Spectrum crowding” [5]. Advanced
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modulation schemes necessary to approach the Hartley Shannon channel limit produce
signals which approximate noise, i.e. they possess a large amplitude dynamic range as
well as a large bandwidth and are thus difficult to amplify efficiently. This downward
pressure on PA efficiency is in tension with the increasing cost of electricity, which drives
up the operating costs of mobile infrastructure networks, resulting in an ever increasing
drive for energy efficiency [6]. With estimates suggesting 80% of energy consumption
in 3G mobile networks comes from the base station, 40% of which is consumed by the
PA (a figure that faces constant downward pressure from the demand for increased data
throughput), efficient amplification is a key concern of mobile operators [7, 8].
Figure 1.2: Modern active electronically scanned array (AESA) radar Tx/Rx module
highlighting the PA
Modern Radar systems have also benefited from advances in solid state technology
and signal processing. There exists a constant demand for increased functionality coupled
with decreased form factor, lower energy/heating requirements and ever lower cost. In
the military market these requirements have been increasingly driven by the transition
from manned platforms towards Unmanned Autonomous Vehicles (UAVs) which are
typically smaller form factor systems and cannot supply the same amount of DC power
to subsystems. In addition to a push for bandwidth and efficiency, the co-functionality
of the radar antenna for communications signalling, electronic warfare and increasingly
complex modes has pushed additional linearity demands on the PA. These performance
drivers are complimented by the continual pressure for lower cost systems. Radar systems
which may previously have been designed for bespoke applications by national governments
with large development budgets are now increasingly commercial offerings which are
tailored to the platform and designed to maximise component reuse so as to achieve
economies of scale.
These demands have produced acute interest in devices and technologies which enable
XV
the efficient and, if possible, linear amplification of Microwave signals over large bandwidths
both in industry and in the military. The desire for wide bandwidth, highly efficient power
amplifiers at X band frequencies is the main motivation behind this work.
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1.1 Thesis Objectives
• Further investigation into Class B/J set of voltage waveforms, specifically at X band.
• A study of the sensitivity of Class B/J to impedance mismatch.
• An investigation into the suitability of certain matching network topologies in implementing
the Class B/J mode of operation.
1.2 Key Contributions
• X band Active Load pull measurements showing Class B/J waveforms clearly for
the first time.
• Study showing the necessity of proper input harmonic terminations for successful
Class B/J implementation at X band, with measured waveform evidence.
• Development of the novel PA design tool, the “Clipping contour” (CC) with complete
analytical derivation.
• Load pull verification of the CC tool.
• S band demonstrators designed using the CC design methodology demonstrating
60% efficiency over a greater than octave bandwidth.
• Investigation into the suitability of planar balanced to unbalanced transmission line
transformers (baluns) for implementing CC modes over bandwidths greater than an
octave.
• A novel extension to planar balun circuit analysis, incorporating an additional parasitic
element.
• Theoretical analysis of planar balun “trace separation” and the derivation of a new
design rule to eliminate trace imbalance.
• Implementation of a push pull amplifier utilising the CC design methodology over
a double octave bandwidth.
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2 Theory and Literature Review
This chapter provides a general overview of the most widely used theories and techniques
in modern microwave PA design, and more detailed information on specific techniques
employed in this work.
Section 2.1 contains a review of broadband PAs which incorporate X band. The
section introduces the challenges in designing broadband PAs at these frequencies by
reviewing the development of GaAs FETs. The end of the section summarises the conventional
circuit techniques employed in the design of broadband X band PAs and contains a
summary of the current state of the art as published in literature.
Transistors as linear and non-linear amplifiers and switches are covered in greater
detail, as well as some common transistor architectures, in section 2.2. The effect of
physical architecture on transistor electrical characteristics and hence the presence of
parasitics is discussed and highly efficient transistor modes of amplification are introduced
in this section, as well as state of the art waveform modes.
A brief overview of linear microwave measurements is presented in section 2.3. Section
2.4 then expands upon linear microwave measurements by providing an overview of
non-linear measurement techniques used to characterise the non-linear transistors introduced
in section 2.2.
Balanced to unbalanced (balun) structures are introduced and their role in microwave
PA design is discussed in section 2.5. Some common balun structures observed in literature
are cited and their various physical structures are contrasted in the same section.
Finally a brief overview of particle swarm optimisation (PSO), an advanced numerical
root finding technique used specifically in chapter 4, is given in section 2.6.
2.1 A review of X Band Broadband PAs
Solid state PAs at X band have only become available since the late 1970s and early 1980s.
Prior to this, large transistors with sufficient gain were not available at these frequencies.
Most X band applications are military, typically radar, where the high frequency and
low atmospheric attenuation enable high resolution imaging over long distances. Broad
bandwidth is an important performance criterion as signal processing techniques employed
in these systems often necessitate wideband “chirps” or rapid frequency “hopping” to
achieve necessary resolution and defeat hostile jamming attacks. This section attempts
briefly to review the development of solid state X band PAs, specifically broadband PAs.
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2.1.1 GaAs FET Development
Interest in phased array radar applications, primarily in the United States, was driven
by the desire to build high power radars with extremely high beam agility so as to track
Russian satellite activity [9]. Over time the benefits of phased arrays attracted the attention
of the military for other applications such as land, ship and airborne radars. Early phased
array technology was bulky, inefficient and expensive. The advent of robust, high gain
Gallium Arsenide (GaAs) FET technology in the 1980s revolutionised the phased array
systems by shrinking size and increasing the robustness of the transmit and receive module
behind each antenna element, which contains all the analogue beam forming electronics,
including the PA [10–14].
The advantages of GaAs as a substrate for transistor manufacture was widely recognised
as early as the 1950s [15] but the effort needed to turn this potential into a commercially
viable process began at Plessey research labs (Caswell) in the 1960s [16]. This work
resulted in the development of the first metal semiconductor FETs (MESFET) capable of
operating at 10GHz in the early 1970s. MESFET technology was a substantial improvement
over traditional FET devices, replacing the gate oxide barrier layer in MOSFETs with a
metal-semiconductor “Schotky” junction at the gate to significantly improve the switching
speed. With the removal of this slow junction bottleneck, the high carrier mobility of
GaAs could be better exploited leading to higher gain and higherFt. These early transistors
showed such promise that the technology was quickly adopted by other companies and
research institutes.
It is important to note that at this early stage these devices were typically transistors
only, external matching was performed off chip on Aluminium Oxide (Alumina) substrates
and the circuits were assembled as hybrids; integrated active/passive designs had however
been experimented with since the 1960s [11,16] and the first monolithic broadband GaAs
amplifier was reported in 1976 [12,13]. It was not until the 1980s and the DARPA MMIC
program that a large amount of money was invested in making monolithically integrated
active and passive GaAs circuits commercially viable [17–23].
These monolithic microwave integrated circuits (MMIC) required advances, not only
in processing, but also in modelling techniques. Whereas hybrid circuits can be tuned
after fabrication, MMIC designs are too tightly integrated and intricately manufactured
to modify. Furthermore they were (and remain) much more expensive to produce than
the equivalent Alumina substrates, hence the desire to achieve high yield and “first pass
design success” through the use of accurate CAD models.
At approximately the same time that GaAs MMIC technology was achieving commercial
success, Japanese researchers developed a significantly improved transistor topology whilst
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researching GaAs MOSFETs. The new technology was called the ‘high electron mobility
transistor’ (HEMT) and used a heterojunction, that is a junction between two semiconductors
with differing doping concentrations to greatly improve the mobility of electrons in the
channel. This greater channel mobility produced higher gain and hence a higher Ft
and Fmax than MESFET technology. HEMTs are still considered to be state of the art
microwave FET technology, and are widely used at X band. Transistor technology is
described in more detail in section 2.2.2.
2.1.2 Developments in Solid State Broadband X Band PAs
The earliest reported X band Power amplifier available on record is a travelling wave
tube design from 1955 [24]. This device is reported to have achieved an output power of
8.8W over 8 − 11GHz, an impressive achievement which solid state devices were not
able to match until the late 1980s. It is important to note that the frequency response of
distributed passive components scales up linearly with frequency as their size is reduced.
For this reason, it is more appropriate to discuss fractional bandwidth (FBW) or the
fraction of maximum to minimum operating frequency, such as an octave (max frequency
is double the min) or a decade (max is ten times that of the min). It is also important
here to distinguish between power amplifiers which are inherently large signal devices
capable of producing a given (constant) output power over a specified bandwidth, and gain
blocks or small signal amplifiers (often simply referred to as amplifiers in early literature)
which target only small signal gain. A PA for the purposes of this study is considered
broadband if its bandwidth approaches an octave and is designed to operate in or near
saturation, i.e. under large signal conditions. A minimum power level for the study is
not ideal due to the many various technologies and device sizes used in PA design, both
of which determine the point of saturation, however devices below 100mW will for the
most part be disregarded, as almost all X band final stage transmit PA specifications for
radar applications are above 1W .
The earliest solid state PA designs which display significant gain at X band were
presented in the 1970s [25–32]. These circuits achieved their bandwidth by mismatching
(i.e. deliberately sacrificing gain, a commodity especially precious when working with
low gain MESFET technology) to achieve a flat power and gain response over frequency
and often used hybrid couplers as power combiners to form a “balanced” configuration of
two identical PA cells to attempt to dissipate the reflected energy. One of the earliest solid
state examples of this type was presented in 1963 [33, 34].
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Figure 2.1: Balanced Amplifier Schematic.
Balanced Amplifiers
Balanced amplifiers possess multiple advantageous qualities. The reflection coefficients
of both input and output ports cancel in the coupling arms, giving the balanced amplifier
excellent input and output port matches. This in turn makes it simple to design (limited
matching required) and trivial to cascade multiple balanced stages. Secondly, although
the gain of the balanced amplifier is theoretically identical to a single matched stage,
the balanced amplifier is capable of delivering twice the power. The bandwidth of the
balanced configuration is limited by the bandwidth of the hybrid couplers, which can
exceed double octave [35]. If one of the devices fails, the amplifier gain is reduced by 6dB
but the device continues to operate giving the balanced amplifier a graceful degradation
property.
The disadvantages of hybrid design are increased circuit footprint (and hence cost)
and lower efficiency. The efficiency reduction can be attributed to both the metal loss in
the couplers which is often substantial on planar processes, and mismatch between the
two devices which increases the port mismatch, affecting power transfer.
Balanced amplifiers remain popular above X band, especially in the millimetre wave
bands as the span increases for a constant FB and quarter wave hybrid couplers shrink,
reducing metal losses [36–39].
Distributed Amplifiers
In 1948 Ginzton et al. published the first full analysis of the distributed amplifier [40]
building upon earlier work by Percival [41].
This amplifier, instead of resonating out the parasitic drain and gate capacitances,
incorporates these parasitics into artificial gate and drain transmission lines (figure 2.2).
Like a transmission line, the distributed amplifier possesses a low pass transmission
response, providing gain from the cut-off frequency to DC, enabling extremely wide
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Figure 2.2: Distributed Amplifier Schematic
bandwidths.
Distributed amplifiers tend however to suffer from lower efficiency than balanced
amplifiers. This is due to the drain terminal of each device being presented with the
output impedance of all the subsequent devices in the chain, compromising the impedance
environment and thus the performance. Tapering the drain line can minimise this effect
but even these tapered drain line distributed amplifiers struggle to achieve η > 30%.
State of the art
Table 2.1 attempts to list the X band PAs which display the highest performance currently
reported, although some significant results from lower and higher frequencies have been
included. Devices are compared by FBW, output power and efficiency. Linearity is less
important in radar applications (the primary application for X band PAs) and is as a result
not frequently reported.
Next Generation
The largest market for advanced X band PAs in the military sphere will be driven by
the transition from manned to unmanned aerial vehicles. These systems will be smaller
and unable to supply large amounts of DC power to run power hungry radars, whilst
simultaneously seeking not to compromise performance. In the case of the PA, this means
a demand for higher efficiencies and ever greater bandwidths as each antenna becomes
multifunctional and sophisticated signal processing techniques are leveraged to attain the
same performance with smaller antennas.
VHF and UHF designers have eschewed the single ended designs common at microwave
frequencies in favour of balanced “push-pull” configurations using transmission line balanced
to unbalanced transformers (baluns) [52,53]. Attempts to translate these designs to higher
frequencies have suffered from low efficiency and limited bandwidth [54–56]. It is one of
the objectives of this work to investigate push-pull operation, reassessing X band balun
design to attempt to replicate these high efficiencies across similar large bandwidths.
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Ref Topology Year Freq (GHz) FBW (%) Pout (dBm) η (%) Gain (dB)
[42] Non-Unif Dist 2007 0-6.5 200 30 20 10
[43] Non-Unif Dist 2007 2-15 153 37.5 25 6
[44] Balanced 2013 2-4 66 36.9 40 9.5
[35] Balanced + Dist 2011 1-6 143 40.45 31.8 10
[45] Distributed 2007 0.2-2 163 40 50 12
[46] Binary 2004 7-13 60 35 25 5
[47] Binary 2009 8.25-10.25 21.6 40.3 41.4 N/A
[48] Binary 2005 8-11.5 35.9 20 55 10
[49] Binary 2008 8.5-12 34.1 39 42 14
[50] Single FET 2007 6-12 67 36 50 7
[51] Binary 2013 8.5-11.75 32 40 40 20
Table 2.1: State of the art X band PA performance
2.2 Microwave Transistors and Amplifier Theory
Transistors are often modelled as controlled current sources or switches. At microwave
frequencies, the switch analogy is no longer sufficient to accurately describe the transistor
electrically. The speed of electron movement can mean even small imperfections in the
transistor structure can produce sizeable degenerative electrical effects.
All transistors operate by controlling the density of charge carriers available in a
semiconducting channel. There are two main subgroups, ‘body’ or bipolar junction
devices (BJTs) and field effect transistors (FETs), see figure 2.3. Body devices inject
electrons or holes into the channel to modify the number of charge carriers, whilst FETs
apply an electric field across the channel to the same effect. All transistors can be
intrinsically modelled at the output as controlled current sinks.
This work focuses on FET based technologies and as such the terminology of gate,
drain and source will dominate. Much of the theoretical work is however equally applicable
to body technologies such as HBTs.
2.2.1 Amplifier Efficiency and Loading
A resistor has a directly proportional relationship between V and I and thus dissipates
power whereas a transistor can sustain an inverse relationship (see figure 2.4), giving
6
Section 2.2: Theory and Literature Review : Microwave Transistors and Amplifier Theory
(a) BJT (b) FET
Figure 2.3: A comparison of the physical cross sections of example FET and BJT devices.
it the ability to add or boost power. Energy conservation must be maintained, so this
additional power is provided by the circuit’s DC supply.
The effectiveness of a transistor at converting DC drain/collector power into RF power
at the desired frequency of operation (F0) is called drain efficiency η,
η =
V dF0 IdF0
∗
VDC IDC
(%) 1 (2.1)
For an amplifier, considering that a significant amount of power will be required to
excite the transistor base/gate, a second figure of merit is often more suitable called power
added efficiency or PAE. Drain efficiency is often used when considering the transistor
output operation in isolation.
PAE =
V dF0 IdF0
∗ − V gF0 IgF0∗
VDC IDC
(%) (2.2)
Figure 2.4: Dynamic load line (DLL) in green overlain on a typical transistor DCIV trace.
Figure 2.4 shows a typical transistor DCIV plot, plotting drain current (Id) versus
drain voltage (Vd) at various gate voltage (Vg) levels all relative to the source, which is
1Asterisk signifies the complex conjugate
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typically grounded. This figure demonstrates the operational window or “bounding box”
which limits the current and voltage levels a transistor can support. The maximum current
(IDSS) and maximum voltage (breakdown) limits are so called “destructive” boundaries.
Exceeding either of these limits will cause the device to fail either due to the semiconductor
or metal structures not being able to handle the high temperatures induced by the currents
or the insulating layers breaking down due to excessive electric field strength.
The low voltage and current boundaries on the other hand are non-destructive, i.e.
violation will not lead to device failure. The Imin limit for a single ended common source
design is always zero as the DC supply can only supply positive current from drain to
source. For a transistor to operate, a voltage must be applied across the drain-source
junction. This gives rise to the subtle distinction between a current source, which is able
to generate it’s own internal voltage to supply a specified current, and a current sink which
limits the current flowing independently of the applied voltage. Because transistors are
current sinks and not current sources they cannot generate current. When the drain-source
voltage is too low to saturate the current sink, the drain-source channel will switch to
behaving like a resistor. This region of the DCIV curves is therefore called the ohmic or
knee region.
The knee region is especially important when discussing efficient modes of operation.
It has the effect of limiting the voltage swing whilst maintaining the DC voltage, thus
lowering efficiency.
η = ηnoKnee ∗ VDD − VK
VDD
(2.3)
Theoretical maximum efficiency attainable by any transistor mode in an ideal device
(with zero knee voltage) must be scaled to accommodate the knee region in any real device
using (2.3).
Optimal loading
To achieve optimal η assuming a fixed output current waveform (noting here once more
that transistor drain source junctions are voltage controlled current sinks), the impedance
environment presented to the drain must generate a voltage waveform which maximises
the in phase fundamental voltage component <[V1F0] whilst at the same time minimising
the DC voltage component. To achieve maximum output power, the voltage and current
waveform in phase (real) fundamental components must be maximised. In the absence
of higher harmonic frequency components in the voltage and current waveforms (hence
the DLL must be a straight line), maximum swing is achieved when the load line swings
from the top left to the bottom right of the DCIV plane, as depicted in figure 2.4 by the
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green diagonal line. The slope of this line is the optimal resistive drain impedance RL
(sometimes referred to as the Cripps load), which in an ideal device with no knee voltage
would equal.
RL = 2VDD/IDSS (2.4)
Realistic transistors have a significant knee voltage however which must be accounted
for by limiting the voltage swing.
RL = 2(VDD − VK)/IDSS (2.5)
VK is the transition point between the saturated and ohmic/knee regions at IDSS . In
practice, the transition between knee and saturated regions is not infinitesimally sharp.
In addition, the knee voltage will (for pHEMT devices) increase inversely exponentially
with Id, yielding a complex trade-off between RF and DC power. Typically (2.5) is used
to provide an initial estimate, used to guide the load pull process (discussed in section
2.4) which provides a more accurate target RL for the designer.
The process described by (2.5) is based on a load line in the so called “class A” mode
of operation, where no higher harmonic current is generated and the impedance at all
higher harmonics is equal to the impedance at the fundamental. Fortunately, this simple
method of RL estimation is still approximately valid for many more advanced operating
modes and hence forms a good starting point for most PA designs [57].
2.2.2 Microwave Transistor Technology
Transistors generally can be characterised by two main subcategories, topology and material.
Table 2.2 shows the relevant material properties of the semiconductors most frequently
used in microwave transistor production.
As a result of the large U.S. defence advanced research projects agency (DARPA)
MMIC programme in the 1980s/90s, GaAs became the standard for high frequency and
power applications such as X band radar. Its inability to compete with the volume and cost
of Si coupled with aggressive Si technology development at low microwave frequencies,
produced technologies such as LDMOS which currently dominates the market for base
station PAs. GaN PA technology is a more recent trend currently developing an increasing
market share in high power applications which benefit from its high breakdown voltage.
Cost is however still relatively high for GaN and as such it is currently struggling to take
market share from lower cost technologies such as LDMOS.
Below is a short summary of the most common microwave transistor topologies currently
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Property Abbr. Unit Si GaAs 6H-SiC 4H-SiC GaN Diamond
Band gap Eg (eV ) 1.12 1.43 3.03 3.26 3.45 5.45
Dielectric constant r 11.9 13.1 9.66 10.1 9 5.5
Electric
breakdown field
Ec (kV/cm) 300 400 2,500 2,200 2,000 10,000
Electron mobility µn (cm2/V.s) 1,500 8,500 (500/80) 1,000 1,250 2,200
Hole mobility µp (cm2/V.s) 600 400 101 115 850 850
Thermal
conductivity
λ (W/cm.K) 1.5 0.46 4.9 4.9 1.3 22
Saturated electron
drift velocity
vsat (107cm/s) 1 1 2 2 2.2 2.7
 = r.0 where o = 8.8510−14F/cm.
Source: [58–60].
Table 2.2: Physical characteristics of Si and the major wide band gap semiconductors.
offered by the major device manufacturers and considered state of the art.
pHEMT
High electron mobility transistors or HEMTs were developed to combat the low channel
mobility observed in existing MOSFET and MESFET technologies [61]. Classical MOSFET
technology had been limited by the relatively large reverse recovery current in the gate
junction, which limited switching rates. Additionally, early MOSFETs on silicon technology
suffered from high dielectric and parasitic losses at microwave frequencies. MESFETs
replaced the insulating gate oxide barrier with a Schottky diode which required a lower
reverse recovery current, enabling higher switching frequencies. The MESFET was however
still hindered by low carrier mobility in the channel.
Figure 2.5: Cross section of a GaN HEMT transistor showing the doped
(n-AlGaN/AlGaN) and undoped (GaN) layers [62].
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The HEMT (Figure 2.5) attempted to address this problem by introducing an undoped
layer of semiconductor under the conductive channel. The lack of dopant atoms in the
second layer meant the charge carriers were not restricted by collisions with the dopant
nuclei, to which the charge carriers are only weakly attracted. These charge carriers are
able to drop down into the undoped layer to benefit from the greater mobility, whilst
staying close enough to the doped layer to maintain low entropy. This thin film of high
velocity charge carriers is often referred to as a “2D electron gas” [63]. The pHEMT
was en extension to this structure which is able to overcome high lattice mismatch in a
junction of the doped and undoped semiconductor. The term “Pseudomorphic” in the term
pHEMT refers to the use of an extremely thin layer of highly doped donor semiconductor
to overcome the crystal lattice mismatch between the differing materials. Ordinarily this
crystal mismatch would form microscopic defects, trapping electrons and greatly reducing
carrier mobility. If however one layer is thin enough, its lattice can stretch to fit to that
of the other. The alternative is a metamorphic junction which utilises an additional buffer
layer to match the two semiconductors, producing an mHEMT. mHEMTs are typically
more expensive to produce and are hence less popular, but have shown higher potential
Ft than pHEMTs [64, 65].
HEMTs are the most commonly used power transistor topology currently employed
in III-V semiconductors, benefiting from higher gain than earlier MESFETs and greater
stability.
LDMOS
Lateral double-diffused metal oxide semiconductor FETs (LDMOS) are high power, high
frequency adaptations of standard Si MOSFET technology. As a result, many LDMOS
technologies are compatible with standard complementary metal oxide semiconductor
(CMOS) processing and can benefit from the low cost/high volume advantage of Si
production.
(a) NMOS (b) LDMOS
Figure 2.6: Comparing the cross sections of a standard CMOS and an LDMOS transistor.
Figure 2.6 contrasts a standard CMOS transistor with the developed LDMOS structure.
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The varying levels of doping are signified by a “−” sign meaning light doping and a “+”
sign signifying heavy doping. Historically Silicon structures have suffered the drawbacks
as a result of substrate properties which do not compare favourably with their III-V
counterparts, the most notable being low breakdown voltage (and hence low power) and
a lossy substrate. The LDMOS structure has a larger distance between drain and source
in order to negate the inherently low breakdown voltage of Si [66]. The length of the
channel is however still comparatively small. This is because a large part of the distance
between source and drain is an elongated “drift region” or “drain extension” which evenly
distributes the electric field across a larger area, contributing to higher operating voltages
and thus higher powers [67]. Newer LDMOS technologies make use of highly doped
silicon or insulating substrates to neutralise substrate losses, a problem which is being
addressed in parallel by the digital IC and RF communities [68, 69].
At the time of writing, technologies much above 4GHz (stretching to S band radar)
are not viable with LDMOS which is limited by a very large Cds/mm ratio, leading to a
dramatic reduction in gain at higher frequencies.
HBT
The heterojunction bipolar transistor (HBT) is, unlike HEMTs and LDMOS, a body
device. The standard HBT is an adaptation of a standard bipolar junction transistor (BJT)
but optimised for high frequency operation, see figure 2.7 [70, 71].
(a) BJT (b) HBT
Figure 2.7: Comparing the cross sections of a standard BJT and an HBT transistor.
Like the BJT, the HBT is a vertically stacked structure. These structures typically
benefit from a larger intrinsic gain (gm in FETs, β in BJTs) and a lower on resistance due
to their large conducting channel area, but suffer from a large parasitic capacitance which
limits high frequency performance [72].
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HBTs overcome these shortcomings somewhat by introducing a heterojunction, with
different materials in the collector and emitter. This limits the leakage current from
the emitter into the base, allowing a very highly doped (and thus very thin) base layer,
increasing high frequency performance. Indium phosphide HBTs currently display some
of the highest ft figures available, approaching THz frequencies.
However HBT technology has some drawbacks over more established HEMT technologies.
The requirement for a very thin and highly doped base layer often necessitates the use
of molecular beam epitaxy (MBE) over cheaper and faster fabrication methods. Body
devices as a whole also suffer from “thermal runaway” whereby conductance increases as
the junction temperature increases, which can lead to sudden device failure. FETs do not
suffer from thermal runaway.
2.2.3 Parasitics and Modelling
Figure 2.8 shows a popular low frequency model typically used to describe FETs [72]. At
sub-microwave frequencies the feedback capacitance Cgd is often ignored and the device
is assumed to be unilateral, i.e. the output loading does not affect the input voltage and
there is no “feedback” current between gate and drain.
Figure 2.8: Simple small signal FET model.
At microwave frequencies (particularly above 1GHz) this model is rarely sufficient.
The metallisation inductance and resistance and the inductance associated with the source
vias must be taken into account. In addition, the distributed nature of the structure
must also be partially accounted for with capacitance in the channel distinguished from
capacitance between feed metallisation.
Figure 2.9 highlights the physical structures which give rise to the capacitive parasitics
of a simple FET. The various capacitors also highlight the distributed nature of the parasitics,
for exampleCgsp (the metallisation capacitance) andCgs (linear capacitance in the channel).
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Figure 2.9: Simple FET structure highlighting the parasitic capacitances associated with
various structural elements.
An additional complication is the dynamic nature of the channel width which gives rise
to extra voltage dependant capacitive elements. This is a major problem for frequency
domain solvers which often struggle to simulate the frequency multiplying nature of these
elements, leading to simulator convergence problems.
Figure 2.10: Developed microwave HEMT model.
Figure 2.10 shows a developed version of the simple model in figure 2.8, incorporating
distributed capacitive elements and parasitic inductances and resistances [73]. The equation
for Gm in these models is rarely a linear relationship between the voltage across Cgs and
the drain current and usually exhibits strong non-linearity at or near pinch off. Channel
capacitances are assumed to be voltage dependant withCgs typically exhibiting the strongest
voltage dependence.
The standard method of model parameter extraction for the above topologies is commonly
referred to as “cold FET extraction” [73, 74]. This procedure involves reverse biasing
the channel so as to prevent any conduction and then forward biasing the channel so
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significant RF current flows from the gate into both source and drain, bypassing the
capacitors. Under both of these states no voltage is applied across the drain-source and S
parameters are measured across frequency. Using these measurements the linear parasitics
can be extracted directly from the parasitic Y and Z parameters and the distributed nature
of the structure can be estimated by attempting to model across a wide frequency range.
The dynamic voltage dependant values can then be extracted by stripping the linear model
away from S parameters measured under various DC conditions.
Microwave transistor modelling is a well researched area to which this section only
provides a brief introduction. Further information on microwave transistor modelling can
be found in [75–79].
2.2.4 Amplifier Modes of Operation
Section 2.2.1 has already alluded to modes of operation when discussing efficiency, which
can be extracted by analysing the voltage and current waveforms. It is common for
amplifier designers to refer the various amplifier modes in terms of a harmonic impedance
environment; it is important to note that this is not sufficiently rigorous to qualify as a
definition. Individual amplifier modes can only be fully described by a set of periodic
voltage and current waveforms, where the current waveform is assumed to be controlled
by the input signal and the output voltage waveform by the Igen impedance environment.
Figure 2.11: Ideal common source FET configuration for modal analysis
This definition assumes that the transistor is unilateral. As a result we define these
current and voltage waveforms at the Igen plane, necessitating mathematical elimination
of the parasitic displacement currents. This is especially important at microwave frequencies
where the parasitic reactive displacement currents can be large relative to the real currents2.
2When referring to drain current, to maintain positive values the convention is that positive current flows
into the drain.
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The transistor shown in figure 2.11 is assumed to be ideal for the purposes of the following
analysis, possessing zero knee voltage, no parasitics and perfectly linear parameters.
This section provides a summary of some most widely recognised amplifier modes of
operation. The waveforms have all been normalised to the DC level (Vdd for voltage and
IDSS , the maximum supported current value), thus the waveforms and RL can be scaled
to the value which is appropriate for the given technology.
Class A
Class A is the simplest and most linear operating mode. Both current and voltage waveforms
are DC offset sinusoids, one shifted by 180◦ from the other.
Figure 2.12: Class A. Clockwise from left: Igen impedances overlain with the unity
voltage boundary, load line, current and voltage (thick) waveforms.
Figure 2.12 shows all the harmonic impedances at the same level as ZF0. The black
line in Figure 2.12 is the ’unity voltage boundary’. It represents the impedances were
either the DC normalised <(V1F0) = 1 and =(V1F0)1 or =(V1F0) = 1. In the ideal case of
purely sinusoidal voltage and current waveforms, the values of VnF0 and InF0 when n ≥ 2
are all zero, so the harmonic impedance values are inconsequential. In practice, non-zero
levels of harmonic current are introduced by non-linear transconductance and parasitic
elements (see section 2.2.3). To maintain a perfectly sinusoidal voltage waveform would
require all higher harmonics to be presented with a short circuit. In practice this is rarely
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performed due to the added complexity and losses associated with designing harmonically
tuned matching circuits, and the limited resulting performance gain.
Power and efficiency of class A are relatively easy to derive from the sinusoidal nature
of the waveforms3.
P1F0 =
VF0
pkIF0
pk
√
2
√
2
=
VF0
pkIF0
pk
2
=
VDDIDSS
4
(2.6)
η =
VF0
pkIF0
pk
2 ∗ (VDCIDC) =
1
2
(2.7)
PUF = 0dB (2.8)
At this point we can define Power Utilisation Factor (PUF) as the power of a specific
mode relative to class A. This is an important metric for microwave power devices where
W/mm of device periphery is an important profitability consideration.
Class B & C
Sometimes simply referred to as the “reduced conduction angle” modes, class B & C
were some of the earliest described modes of operation aimed at improving amplifier
efficiency over that of class A [80]. It is a simpler task to modify bias levels than to
make modifications in the RF path which often requires extra circuit design effort. It
follows therefore that these early attempts at increased efficiency targeted the biasing
configuration.
Class A utilises the full scale input voltage swing at the transistor input to generate
a full sinusoidal current waveform at the output. It was discovered that by reducing the
input DC bias (applying a more negative value in the case of a depletion mode device) and
thus reducing the output current waveform to a sinusoid conducting for only part of the
cycle, the DC component of the output current waveform could be substantially reduced
without sacrificing power. Class B is defined as the state whereby the output current
waveform is conducting for only half the cycle.
Figure 2.13 shows the current and voltage waveforms for the class B mode. The
voltage waveform remains the same as class A, but the current waveform is now a half
wave rectified sinusoid with non-zero harmonic current. This makes harmonic short
circuit matching imperative. Typically only the second or second and third harmonics are
deliberately short circuited due to the diminishing returns of shorting higher harmonics
3 pk here refers to the peak value, not peak to peak. Peak value is maximum deviation from the
mean and is equivalent to the Fourier coefficients. pk must be converted to root mean squared for power
calculations. Also, VDC = VF0pk and likewise current in the case of a pure sinusoid.
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Figure 2.13: Class B. Clockwise from left: Igen impedances overlain with the unity
voltage boundary, load line, current and voltage (thick) waveforms.
which are presented with low impedances due to the device parasitics.
IDC I1F0 I2F0 I3F0 I4F0 I5F0
Half Wave Rectified
1
pi
+j
1
2
− 2
3pi
0 − 2
15pi
0
Pure Sinusoid + DC
offset
1
2
+j
1
2
0 0 0 0
Table 2.3: Comparing harmonic peak (Fourier series) coefficients of a half wave rectified
sinusoid and pure DC offset sinusoidal current waveform. Cosine terms assumed to be
real.
Table 2.3 shows the Fourier series terms of both the half wave rectified and pure DC
offset sinusoidal current waveforms, proving the I1F0 terms remain identical while the
IDC term is reduced.
18
Section 2.2: Theory and Literature Review : Microwave Transistors and Amplifier Theory
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pkIF0
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pk
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4
(2.10)
PUF = 0dB (2.11)
A notable disadvantage of the reduced conduction angle modes is the requirement
for increased drive power and thus lower gain. As some of the input voltage swing is
“sacrificed” to the non-conducting region, a larger input voltage swing is required to
saturate the output current. For this reason, many devices choose to operate somewhere
in class AB, between class A and B. Class C signifies a conduction angle reduced further
beyond class B, with a correspondingly higher efficiency but lower output power and gain
than that of class A. An in depth analysis of the subject of reduced conduction angle
modes can be found in [57].
Class F
It was noted by Raab that class F can be, so far as is possible, attributed to Tyler in his
1958 historical review on the subject [81]. It has long been recognised that “flattening”
the voltage waveform could benefit amplifier efficiency and class F as analysed by Raab
derived the maximum available benefit available from this technique [82–84].
Raab analyses the benefits available from “squaring” the voltage waveform by presenting
an open circuit to odd harmonics and a short circuit to all even harmonics, not only in an
ideal case, but also in the case of a harmonically limited matching circuit which presents a
short circuit to all harmonics above a specified cut-off frequency [82]. These “Maximally
flat” waveforms were derived by minimising the second and higher even derivatives at
the maximum/minimum point of the waveform, thus showing the maximum available
“squaring” harmonic that can be applied in a band limited matching scenario, see table
2.4.
Studying the second row of table 2.4 demonstrates how the addition of odd harmonics
allows the fundamental voltage component to expand relative to VDC . This is the source
of the high efficiencies attainable with class F.
The voltage waveforms in figure 2.14 are usually paired with a half wave rectified
sinusoid as with class B, resulting in a maximum theoretical efficiency of 90.7% for a
square wave. For the more typical scenario where only harmonics up to the third are
actively controlled and fourth and higher are assumed to see a short circuit, 85.7% is
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maximum harmonics (n) 1 3 5
VDC 1 1 1
V1F0 1
9
8
75
64
V3F0 0
1
8
25
128
V5F0 0 0
3
128
Table 2.4: Fourier coefficients for odd mode maximally flat waveforms normalized to
unity.
Figure 2.14: Class F limited to the third harmonic. Clockwise from left: Igen impedances
overlain with the unity voltage boundary, load line and current and voltage (thick)
waveforms. η = 85.71%, PUF = 1.02dB.
attainable. In practice, figures around 90% have been observed, but this is a result of
current waveform flattening as the waveforms interact with the knee region [85–87]. The
increased V1F0 relative to classes A/B gives rise to the increased PUF, leading to slightly
higher attainable powers with the same device size. The disadvantage of class F is the
necessity of matching 3 harmonics, increasing matching network complexity and limiting
bandwidth.
Class D & E: The switched modes
Switched mode amplifiers attempt to maximise the benefits of class F by squaring the
current waveform to increase both the efficiency and power available. Fundamentally,
20
Section 2.2: Theory and Literature Review : Microwave Transistors and Amplifier Theory
switched mode topologies assume the transistor can be modelled intrinsically as a voltage
controlled ideal switch which, as highlighted in the previous section, is over simplistic at
microwave frequencies. Class D and S for example drive the transistor with square and
pulse width modulated signals respectively, which switch the load circuit between full
voltage and no current and vice versa simultaneously. Class E assumes the same drive as
class D but drives a resonator to produce the sinusoidal load waveforms necessary and into
which the device parasitics can often be incorporated. This more realistic assumption has
enabled the successful implementation of class E amplifiers at much higher frequencies.
The important distinction to note between switched and other modes is that switched
modes are defined in the time domain, not the frequency domain and therefore struggle
to account for the parasitic aspects of the transistor which are easily modelled in the
frequency domain.
Figure 2.15: Class D voltage and current waveforms, voltage limited to the third harmonic
and current to the seventh harmonic. Clockwise from left: Igen impedances overlain with
the unity voltage boundary, load line, current and voltage (thick) waveforms. η = 67.3%,
PUF = 2.58dB.
At frequencies below 1GHz switching amplifiers have been reported approaching
η = 80% at powers up to 200W [88–91]. At frequencies over 1GHz, the parasitic
displacement currents begin to seriously affect the attainable efficiency [92–94]. For
publications which show them, at these frequencies the simulated waveforms no longer
conform to the theoretical sharp turn on/off characteristics stipulated by the theory. As
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a result the question must be posed as to whether this analysis is appropriate. Newer
technologies such as GaN which, for a constant power have as a result a higher RL
to imaginary parasitic load ratio have provided scope for increased upper frequency in
recent years but class D and S amplifiers have, for the most part, not been successfully
implemented above 2GHz.
Figure 2.15 shows the class D mode waveforms in a harmonically limited environment.
The use of a quasi-square wave current and voltage contribute to the high PUF achievable,
but notice that η suffers w.r.t. class B as the DC reducing properties of the half wave
rectified sinusoid have been relinquished.
maximum
harmonics
(n)
VDC
Even
VDC
Odd
V1F0
Even
V1F0
Odd
V1F0/VDC
Even
V1F0/VDC
Odd
1 1 1 1 1 1 1
2/3 0.75 1 1 1.13 1.33 1.13
4/5 0.7 1 1 1.17 1.42 1.17
5/6 0.68 1 1 1.2 1.46 1.2
∞ 0.64 1 1 1.27 1.57 1.27
Table 2.5: Odd and even mode maximally flat Fourier series coefficients.
Table 2.5 compares the relative merits of the two maximally flat waveform types
(where the infinite bandwidth even mode set is an ideal half wave rectified sinusoid),
demonstrating the F0 enhancing properties of the square wave and the DC reducing
properties of the half wave rectified sinusoid.
Class E is slightly different to other switch modes due to the use of a “harmonically
tuned resonator” to shape the transistor output waveforms, see figure 2.16. This allows
some of the parasitic properties which plague other switched mode topologies to be
negated by at least partially incorporating the device parasitics into the resonator.
Class E amplifiers have been presented which possess good efficiency figures well
into X band [96–103]. The high peak voltages inherent in the class E design methodology
(greater than 3VDD) necessitate running low rail voltages to avoid breakdown. This
leads to most class E amplifiers exhibiting poor W/mm and PUF factors and makes
them subject to reliability concerns under mismatch. The “switched mode” methodology
also necessitates heavily over-driven operation, or the generation of a square wave drive
signal, a non-trivial task above 1GHz which brings added circuit complexity and loss.
Nevertheless, this design method is popular because of it’s relative simplicity, proven
track record and familiarity to designers accustomed to working with time domain waveforms
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(a) Waveforms (10.5MHz) (b) Network
Figure 2.16: Class E voltage and current waveforms and network schematic as shown in
Sokal’s original paper (digitally enhanced to improve clarity) [95].
at lower frequencies.
Class B/J: Continuous Modes
Continuous mode theory is one of the more recent developments in power amplifier
design methodology and was introduced by Cripps [104]. Further work has shown class
J operating over a wide range of frequencies, powers and bandwidths [105–113].
The basis of all continuous mode design methods is the modification of the voltage
waveform with a limited number of harmonics, so as to allow for a range of matching
impedances without causing the voltage waveform to violate the device boundary conditions,
namely the zero volts Vmin boundary which corresponds to the device knee region.
V (θ) = (1− cosθ)(1 + βsin(θ)
−1 ≤β ≤ 1
(2.12)
The original factorised class B/J voltage waveform (2.12) accomplishes this, allowing
the addition of varying degrees of reactive impedance to be tolerated by accepting higher
peak voltages. As β is varied, the voltage harmonic components change, producing
movement in the impedance plane at the expense of higher peak voltages.
This impedance trajectory represents a new degree of freedom for the PA designer,
typically used to incorporate movement of the matching network impedances in the impedance
domain versus frequency. Filter elements commonly used to implement power amplifier
matching networks (capacitors, inductors and transmission lines) display impedance responses
with strong frequency dependence. Normally modes such as class B and F task the
designer with “fighting” this natural movement to meet static impedance targets. Continuous
modes recognise this movement and define the voltage waveforms to attempt to incorporate
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(a) Impedance trajectory (b) Waveforms
Figure 2.17: The class B/J continuum showing the range of voltage waveforms available.
η = 78.5%, PUF = 0dB.
it, providing the opportunity to design lower loss and/or wider band matching networks.
All of the class B/J waveforms shown in figure 2.17(b) provide the same power and η
as conventional class B. The midpoint (when both Z1F0 and Z2F0 are purely resistive)
is identical to class B. Moving towards the reactive part of the impedance trajectory
introduces a higher peak voltage (to a maximum of 2.9VDD at the extreme, lower than
theoretical class E) which may necessitate a lower VDD and a corresponding reduction
in PUF. GaN technology may be the exception to this rule as it is not breakdown but
thermally limited, providing scope for high peak voltages and increased bandwidth with
little risk of breakdown.
Class F/J: Continuous class F
Cripps and Carrubba expanded upon class B/J, which utilises only voltage components up
to the second harmonic, by incorporating third harmonic voltage to describe continuous
class F or class F/J [114, 115].
V (θ) =
(
1− 2√
3
cosθ
)2 (
1 +
1√
3
cosθ
)
(1− γsinθ)
−1 ≤γ ≤ 1
(2.13)
Much as class F displays higher efficiency than class B, class F/J by “squaring” the
voltage waveform can support a higher V1F0 and thus both a higher PUF and η than class
B/J. Similarly to class B/J the extended voltage formulation (2.13) allows the introduction
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of reactive components at ZF0 and Z2F0 to be traded off against increased peak voltage.
(a) Impedance trajectory (b) Waveforms
Figure 2.18: The class F/J continuum showing the range of voltage waveforms available.
η = 90.7%, PUF = 1.24dB.
The variable parameter here (by convention γ) introduces higher peak voltages, greater
than those developed by class B/J, up to 3.5VDD. The class F/J waveforms show both the
benefit in PUF from the quasi square wave voltage and the efficiency benefit of the half
wave rectified sinusoid current characteristic of class F, in addition to the new expanded
impedance trajectory.
It may seem that any designer seeking to design a high efficiency power amplifier
would instantly choose the class F or class F/J modes over the B/J continuum. Class
F/J however poses the problem of having to achieve a good match at three impedances
rather than just two. This can prove especially difficult in wideband designs. Matching
networks which control additional harmonics typically require extra matching elements,
and incur the associated additional loss. This may be prohibitive at high frequencies or
when working with technologies with low gain.
Perhaps the most worrying drawback from a reliability aspect would be the possibility
of developing the aforementioned high peak voltages which could trigger a failure mechanism
in low voltage breakdown technologies. For these reasons, when working with technologies
possessing high Cds/W , low breakdown, high frequencies at the limits of the technology
or wide bandwidth designs necessitating the use of the highly reactive regions of the
design space, the class B/J modes may be more attractive.
The final, minor point to note regarding class F/J is the presence of non-zero fourth
harmonic voltage in (2.13) due to the squared factor. When coupled with the half wave
rectified sinusoidal current this theoretically necessitates a non-short circuitZ4F0 to produce
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(a) Impedance trajectory (b) Waveforms
Figure 2.19: Class F/J voltage waveforms limited to the third harmonic.
this voltage. Figure 2.18(a) shows both Z2F0 and Z4F0 moving in anti-phase with ZF0 as
γ is varied, with Z4F0 showing almost the same degree of variation as Z2F0. Figure
2.19 to highlights the effect of removing this fourth harmonic component on the voltage
waveform, which begins as a result to violate the zero grazing voltage condition. In
practice this small negative voltage deviation will most likely be arrested by the device
knee region.
2.2.5 Matching Techniques
Any circuit discontinuity with non-zero Γ will, according to linear circuit theory, reflect
some portion of a travelling wave incident upon it. If the incident signal encounters a high
Γ (close to unity), very little of the power will pass through, most will be reflected. This
“reflection loss” is in addition to any Ohmic losses caused by lossy dielectrics or rough
surface effects in the conductor.
Achieving a good match with low reflection is an important focus for PA designers, as
achieving high amplifier efficiency relies on extracting as much power as possible from
the transistor and dissipating it in the load. The transistor optimal impedances are rarely
the same as those presented by the system, thus some form of impedance transformation
to reduce Γ (and enhance transistor performance) is usually necessary.
Filter networks are conventionally used to implement impedance matching at microwave
frequencies. The fabrication technology and materials used to implement the circuit will
govern largely how the filter is implemented, but the basic theory is universal.
Figure 2.20 shows two separate filter circuits with impedance transforming properties.
They are used to transform a load impedanceZLOAD = 50Ω to a lower matched impedance
Z1 at the measurement ports. Their input reflection coefficients at the ports are plotted on
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(a) Basic LC ladder filter section (b) Equivalent Transmission line
(c) S11 (reflection coefficient) of the two
circuits shown above, plotted on a Smith
chart.
Figure 2.20: Changing E field distribution in microstrip.
a Smith chart, which is a polar plot of Γ. The grid lines show constant impedance and
reactance, revealing that the polar plot is simply an impedance plot transformed so as to
compress the infinite impedance space into a unity circle plot.
The first Filter, shown in figure 2.20(a), is an example of a classical LC low pass
section, typically cascaded to produce so called Cauer or ladder networks. Simple network
theory can prove the impedance transforming properties of this network.
Z1 = ZL + ZLOAD//ZC (2.14)
Z1 =
ZLOADZL + ZLZC + ZLOADZC
ZLOAD + ZC
(2.15)
Z1 =
ZLOAD
Z2LOADω
2C2 − 1 + j
ωL+ ω3LC2Z2LOAD − Z2LOADωC
Z2LOADω
2C2 − 1 (2.16)
The resulting real part is transformed to a lower value than ZLOAD, but importantly is
not strongly frequency dependant.
Figure 2.20(b) is a length of transmission line with almost the same reflection coefficient.
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This duality is the basis of Richards transformations which allow filters to be implemented
with distributed elements [116–118].
Filters can be directly synthesized as a result of work by various authors, perhaps the
most significant being Wilhelm Cauer [119]. This synthesis procedure was acknowledged
to by non-optimal by Cauer himself, who aimed to find approximation techniques for
deriving optimal filter responses. The network synthesis method of designing filters is as
follows,
1. Find a suitable transfer function, based on a circuit topology, giving the desired
magnitude frequency response shape.
2. Select the poles and zeros of the transfer function or factorise the desired transfer
function to obtain the component poles and zeroes.
3. Apply component, form and or frequency transformations to achieve the final realisable
circuit.
Step 1 is typically simplified and one of the common transfer functions (Bessel,
Chebysev, Elliptical) is used.
Filter Matching Limitations
While network synthesis is an extremely useful tool it does have significant weaknesses.
Typically phase information is disregarded at an early stage by taking the norm of the
transfer function. This is a problem for amplifier designers who must match complex
impedances. The common trick of choosing (typically) a shunt capacitance as the final
filter element and subtracting the transistor Cds only works up to the frequency when
the drain inductance (or the size of Cds) necessitates the use of a negative capacitor to
generate the desired response. The filter match can also shift under large signal excitation
due to the non-linear nature of the transistor parasitics.
The second restriction imposed by this technique is the presupposition of a network
topology. This may not be the optimal circuit topology for the given application but
network synthesis provides no indication that this is the case. As a result of these limitations,
design by hand and optimisation is common in amplifier design and is typically as fast or
faster than network synthesis.
Most microwave filter synthesis for amplifier matching revolves around the ladder
network topology, but other structures are common such as those utilising coupled lines.
No matter which topology is selected, for all passive filter matching networks there
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exists a specified maximum bandwidth reflection relationship limit as imposed by the
Bode-Fano criterion (2.17) [120].
∫ ∞
0
1
|Γ(ω)| ≤
pi
RC
(2.17)
Stated simply, a circuit matching a specified parallel RC load may only do so perfectly
at a finite number of frequencies. As R or C increases, the quality of the match must
decrease, i.e. it is more difficult (or impossible) to achieve the same reflection coefficient
over an equivalent bandwidth.
Finally, there exists the well known octave limit to harmonically tuned PA matching.
Since a filter network can present only a single impedance at any given frequency, amplifier
modes which require highly differing loads at various harmonics can only be implemented
at bandwidths under an octave. Once the octave condition is surpassed, the filter network
would be required to present two different impedances at the same frequency. Without the
matching network being able to respond to the excitation frequency, this is non-realisable.
2.2.6 Alternative Matching Techniques
Achieving an optimal impedance environment for transistor operation is most often performed
with filter matching networks [85–87,105–113]. Filter networks however exhibit less than
optimal performance when attempting to power combine many transistors in parallel.
This is often required for high frequency and/or high power applications where individual
transistor dimensions must be kept to a minimum to reduce parasitics and maximise high
frequency performance. Filters are however not the only networks that can be used to
achieve optimal matching.
Spatial power combining
Spatial power combining has seen a recent resurgence in popularity as a method to combine
large numbers of solid state PAs efficiently [121–126]. The PAs are typically arranged
in a 2 dimensional array inside a rectangular waveguide or radially around a coaxial
waveguide and each PA module is fitted with both an input and output antenna, see figure
2.21. The modules then are matched to the free space impedance of the waveguide and a
tapered cross sectional area change in the waveguide acts as an impedance transformer to
match the module to the system impedance. Recent interest has been driven by a desire
to replace travelling wave tube systems which, although capable of supporting very high
voltages and powers at attractive impedances, have a short mean time to failure compared
with modern solid state technology with lower ruggedness, and do not offer the “graceful
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failure” advantage offered by a distributed system.
Figure 2.21: Spatial power combining typical schematic [126].
Spatial power combiners can however be difficult to design, requiring careful attention
to the microstrip/CPW PA transmission medium to waveguide transition. The losses
associated with the translation can be high but are generally fixed independent of the
number of devices combined, meaning this technique is most effective when combining
large numbers of devices [127].
Stacked FET/HiFET
Stacked FET topologies are also a popular method for power combining multiple transistors
[128–137]. Transistors are cascaded in series in the common gate configuration, on
top of a “base” common source FET, see figure 2.22. The voltage swing across each
common gate transistor is controlled by forming a capacitive divider with each gate
source capacitance. This series combination of devices allows a larger voltage swing
than would be possible with a single device, whilst maintaining the same current. The
output impedance of the stacked FET is N times the impedance of a single FET as
a result of the increased voltage swing, where N is the number of FETs in the stack.
This allows low voltage breakdown transistors to be used with higher voltage system
supplies without utilising lossy DC-DC converters as well as high ohmic losses from
large supply currents. This technique is often used in conjunction with conventional
binary filter power combining to minimise the narrow-banding effect of high impedance
transformation ratios.
Stacked FET transistors are prone to oscillations due to their high unit gain and
large feedback capacitance and tend to present very low input impedances which are
difficult to match. Balancing the voltage swing between the various devices can also be
a challenge. If improper biasing is applied or mismatch causes unequal voltage sharing,
low breakdown technologies such as Si CMOS risk high failure rates. Unlike spatial or
binary power combining, there is no “graceful failure” as the failure of one transistor will
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Figure 2.22: Typical stacked FET structure.
incapacitate the whole stack. Implementing stacked FET topologies can also be difficult
in power MMIC processes which commonly require parallel gate alignment, resulting in
complex and lossy interconnection metallisation.
Coupled lines
Coupled lines are often used when wide bandwidth is required from a system component
[138]. Their widespread use in PA matching at X band has historically been limited to
Lange couplers for balanced amplifiers, which have been used to great effect over large
bandwidths and to improve reflection coefficients [139, 140]. In an effort to improve
the efficiency and bandwidth of power combining in Si technologies, coupled inductor
transformers have been developed that operate well up to 60GHz [141, 142]. These are
often unavailable to GaAs MMIC designers, who do not have access to the necessary
multiple thick metal layers and thick inter metal dielectrics to produce efficient, low loss
coupled inductors.
Of particular relevance to this work is the balun, or balanced to unbalanced transformer.
Amplifiers utilising the balun are typically referred to as push-pull, a term that stems from
the 180◦ phase shift developed between the two “balanced” ports. Baluns and push-pull
circuits possess a unique ability to implement highly efficient modes of operation over
greater than an octave bandwidth. These structures are discussed in depth in section 2.5.
2.3 Linear Microwave Measurements
By convention, unlike low frequency AC circuits, time domain voltage and current waveforms
are not typically utilised for microwave circuit design. For many years it was impossible
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to measure time domain voltages accurately enough for use in microwave circuit design.
This limitation forced designers to work in the frequency domain, initially without phase
information, and as a result a unique branch of theory has been developed for measuring
multi port linear time invariant microwave circuits.
2.3.1 Two and N-port Linear Network Parameters
Early microwave measurement hardware was incapable of directly measuring absolute
travelling wave voltages. Ratios on the other hand were easier to measure. Scattering
parameters as popularised by Kurokawa [143] and assisted by the emergence of early
network analysers in the 1960s, were one of the first techniques available for accurately
characterising microwave circuits and are still widely used for linear network design, see
figure 2.23 and table 2.6. These parameters were composed of ratios of the reflected
and transmitted powers of an N port network, given that the network was linear and the
incident power at all but one port was zero.
Figure 2.23: Two port linear network showing the incident and reflected waves at each
port. Characteristic impedance Z0.
Equation Description
Spq =
bp
aq
Scattering Parameter between ports p
and q
Spp = Γp =
bp
ap
=
Zp − Z0
Zp + Z0
Reflection coefficient at port p where
Zp is the port impedance
Table 2.6: Scattering parameter definitions with characteristic impedance Z0.
Scattering parameters became popular because they were easy to measure, however
other network parameter matrices are routinely used such as Z, Y, H, or ABCD parameters
(ABCD parameters are by definition constrained to two port networks). Converting between
these various matrix forms can be especially useful for inferring physical meaning to, or
cascading linear networks. For example, ABCD parameters are especially useful when
cascading two port networks as the resulting network is described by the matrix product
of the cascaded networks and Y parameters are used to connect networks in parallel or
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decompose a parallel RC network. Both Y and Z parameters are critical for extracting
transistor parasitics using the cold FET technique which will be discussed in section 2.2.3.
Further information on network parameters can be found in [117].
2.3.2 Balanced/Mixed Mode S parameters
Measurement of coupled or balanced circuits whose response will vary based on the
simultaneous excitation of two ports, such as coupled lines, require an extension to standard
S parameters, as first given in [144]. Balanced S parameters allow direct measurements
of balanced circuits at microwave frequencies and are mathematically transformable into
even/odd or common/differential mode impedances as required.
To measure balanced S parameters, typically two VNA ports are grouped into a “logical
port”. Each logical port can feed its physical ports either in phase (common mode) or out
of phase (differential mode) and the response at all ports is measured to build a set of
mixed mode S parameters.
Figure 2.24: Four port network with logical port groupings for VNA balanced
measurements.
For example, consider a four port network, grouped into two separate logical ports as
shown in figure 2.24. In this case the port a and b waves can be translated into differential
and common mode a and b waves.
[a/b]d1 =
[a/b]1 − [a/b]2√
2
[a/b]c1 =
[a/b]1 + [a/b]2√
2
(2.18)
[a/b]d2 =
[a/b]3 − [a/b]4√
2
[a/b]c2 =
[a/b]3 + [a/b]4√
2
(2.19)
These common and differential power waves can then be combined to give the mixed
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mode S parameters by substituting (2.19) into (2.20)

bd1
bd2
bc1
bc2
 =

Sdd11 Sdd12 Sdc11 Sdc12
Sdd21 Sdd22 Sdc21 Sdc22
Scd11 Scd12 Scc11 Scc12
Scd21 Scd22 Scc21 Scc22


ad1
ad2
ac1
ac2
 (2.20)
The mixed mode S parameters can also be defined in terms of the standard four port
S parameter matrix [145]. This makes the task of calculating mixed mode S parameters a
simple set of addition and subtraction operations which many four port VNAs offer as a
built in feature.
If converted to Z parameters, the even and odd mode impedances can be extracted
directly from these measurements.
2.4 Non-linear Microwave Measurements
Transistors, unlike transmission lines and most passive components, are non-linear devices.
As a result, their output signals or reflected waves change non-linearly as a function of
input power. S parameter measurements are not able to fully describe non-linear systems
as they are not able to account for this drive dependence.
Figure 2.25: A typical power sweep test set.
The simplest non-linear measurement is a frequency dependant power measurement,
an example test setup is given in figure 2.25. A power meter is typically used to measure
output power as a function of both frequency and input power (although incident power
is often used). This measurement gives the power and efficiency (if a DC measurement
is simultaneously taken) performance of the amplifier very effectively, but provides no
insight into how the performance is achieved. In addition, due to the broadband nature of
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microwave power meters, the “spectral purity” of the output signal is not measured and
energy at harmonics as well as at the fundamental is integrated to give the final resulting
power measurement. This limitation can be removed by replacing the power meter with
a narrowband, power calibrated receiver such as a spectrum analyser.
Figure 2.26: Early large signal S parameter test setup [146].
Early attempts were made to extend S parameters to encompass non-linear effects
[146, 147]; the test setup given in [146] is shown in figure 2.26. These large signal S
parameters measured the travelling wave magnitudes and phases as a function of input
power in the same way that classical S parameters are measured as a function of frequency.
This provided the designer with an extremely useful means to capture the moving port
impedance of the transistor under large signal excitation. The look up table format of
these measurements did not allow inherently for interpolation between the measured
power levels and critically, no “cross-frequency” information was captured. Thus, these
measurements were of limited use for mixer design and designs which required linearity
information.
Load pull measurements are a staple PA design tool [148, 149]. It has long been
realised that the power, efficiency, gain and other performance parameters of transistors
were load dependant, testified to by the use of external matching networks in even the
earliest amplifier papers [150]. Load pull employs a manually tunable matching network
to change the impedance seen by the DUT. This allows the travelling waves at the DUT
ports to be sampled as a function of load. Load pull enables designers to construct
carefully calibrated, repeatable impedance environments within which to place the transistor,
with the assurance that if the impedances presented by the load pull system are replicated,
the performance of the transistor will be known.
35
Section 2.4: Theory and Literature Review : Non-linear Microwave Measurements
Figure 2.27: Generic load pull test set. The receiver unit could be a VNA or an
oscilloscope. Typically a VNA is used.
Load pull refers only to the process of “tuning” the source and load impedances. A
number of measurements can be taken that do not interfere with the tuners ability to apply
a specified load from simple power measurements through to VNA type S parameter test
sets like the one shown in figure 2.27. As a result many measurements can be made versus
load. These include noise, gain, power, efficiency, linearity etc.
Load pull is still widely used in the PA design community despite advances in non-linear
CAD and device modelling techniques, some of which now seek to incorporate load pull
data directly into the models themselves [151, 152].
2.4.1 Waveform Measurements
Until recently, non-linear simulators such as SPICE or harmonic balance were the only
practical way to visualise transistor time domain current and voltage waveforms at microwave
frequencies. To achieve high dynamic range, most advanced microwave measurement
tools work in the frequency domain with narrowband receivers all sharing a common LO,
the VNA being the most notable example [153]. This configuration gives the receivers
the ability to synchronously sample magnitude and phase information at multiple ports
at a single frequency. The only additional required to reconstruct a waveform with these
systems is cross-frequency phase information. Wideband receivers using sub sampling
techniques capable of capturing microwave signals with both cross-frequency phase information
and high dynamic range only emerged in the last 20 years and still cannot compete with
narrowband receivers on dynamic range [154].
The advent of high speed sampling oscilloscopes and unique systems such as Agilent’s
Microwave Transition Analyser and Large Signal Network Analyser which use phase
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references to capture cross-frequency phase, have enabled the accurate measurement
of periodic waveforms at frequencies up to and above 40GHz as well as maintaining
the ability to measure S parameters [152, 154–156]. These systems enabled the PA
designer for the first time to verify through measurements the precise voltage and current
waveforms that were generated by the microwave transistors and to compare them with
the theoretical mode waveforms.
This new information has in turn driven a modelling effort with the aim of incorporating
this non-linear, large signal information into CAD models, providing potentially greater
accuracy than simply extrapolating linear measurements and extracting bias dependant
capacitance values [157]. Behavioural models based on the poly-harmonic distortion
concept are currently gaining popularity but are still not commonly provided by device
manufacturers and with MMIC foundry development kits [152, 158, 159].
2.5 Baluns and Push-Pull Amplifiers
Baluns are circuits which take a single ended signal and produce a balanced, differential
or two single ended signals with a 180◦ phase split. They need not be reciprocal (although
passive baluns often are) and can be both active and passive. These structures are ideal
matching circuits for wideband amplifiers as they combine impedance transforming properties
with wide bandwidth and the ability to present high reflection coefficients to the even
harmonics, necessary for highly efficient modes of operation.
An ideal balun should,
1. Split power equally between the two output balanced ports
2. Possess a perfect 180◦ phase split between the output balanced ports
Figure 2.28: An example of a transmission line transformer balun from M/A-COM
(ETC1-1-13).
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At low frequencies most baluns are designed using transformers consisting of multiple
DC isolated windings wrapped around a ferrite core to increase mutual inductance. At
frequencies above 1GHz, the parasitic resistive properties of ferrite materials begin to
rise making these transformer baluns highly lossy. Figure 2.28 shows an example of a
transmission line transformer (TLT) with a high maximum frequency of 3GHz. Further
information on ferrites and TLTs can be found in [160].
Above 3GHz, passive baluns almost always consist of two or more coupled transmission
lines. These structures operate by inciting strong E and H field coupling between parallel
conductors 1 + 2N (where N = 0, 1, 2, 3, . . .) multiples of a quarter wavelength long at
the centre frequency of operation (although the transmission lines in practice are almost
always limited to one quarter wavelength long to increase bandwidth and minimise both
loss and footprint). These are by far the most common type of reported balun displaying
wide bandwidth, requiring no DC supply and with medium to low loss.
(a) Single FET balun [161]. (b) Common Source, common Gate
configuration [162].
(c) Differential pair balun [163]
(simplified from original paper schematic)
Figure 2.29: Some examples of active baluns.
Active baluns which utilise the high isolation between gate and drain/source of FET
devices are also prevalent in literature. Figure 2.29 shows some examples of active baluns
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found in literature. The simplest variants utilise a single FET, tapping both source (for
the non-inverted signal) and drain (for the inverted signal) to produce the required phase
split. These single FET baluns are relatively simple to implement but suffer from poor
efficiency. Common source common gate baluns split the signal into two paths and use
the zero phase inversion of the common gate configuration to induce the phase split.
The final variant runs two FETs as a differential pair, limiting the current through the
drain source junctions. This forces one FET to be off when the other is on. Active
baluns commonly suffer from efficiency problems and require external biasing, but can
support bandwidths larger even than coupled line baluns. Active baluns are almost always
non-reciprocal, unlike passive baluns. The active devices in passive baluns also need to
be sized appropriately to handle the power required, but over-sizing devices can lead to
significant drops in efficiency.
Due to their greater moderate to high bandwidth, reciprocity, simplicity and low loss,
coupled line baluns are the best candidates for use in microwave amplifier design, as is
borne out by their use in the literature.
2.5.1 Coupled Line/Transmission Line Transformer Baluns
Figure 2.30: Physical cross section of a simple coaxial cable balun.
Figure 2.30 shows a cross section of a basic transmission line transforming balun,
based on a matched length of co-axial cable. The input is connected to a grounded load,
or matched source, and the other end is connected to a balanced load with a centre ground
connection. The properties of transmission lines (TLs) dictate that the voltage V between
the inner conductor and the inside of the outer conductor remains constant throughout its
length and the currents equal and opposite, so long as both ends are terminated by the
characteristic impedance of the cable (Z0). Thus at the balanced end, the voltage on the
outer conductor is forced to take on a negative value of -V/2. As such, this ideal structure
behaves as a perfect balun with infinite bandwidth.
In practice, the voltage on the outside of the outer conductor also has to comply with
transmission line relationships, due to the transmission line it forms with the “global”
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Figure 2.31: As for figure 2.30 but now showing the parasitic Zouter.
ground plane which will almost always surround the structure. This additional TL is
shown in Figure 2.31.
(a) Schematic equivalent of figure 2.31
(b) Half wavelength simplification (c) Quarter wavelength simplification
Figure 2.32: Showing the equivalent electrical schematic of figure 2.31. All TLs shown
from this point onwards are assumed to be a quarter wavelength long at the centre
frequency of operation.
The effect of the outer-to-ground TL and its characteristic impedance, referred to
as Zouter, is to place a short circuit shunt stub (SCSS) across one side of the balanced
load. Thus, as shown in figure 2.32, when the balun length reaches a half wavelength,
the balanced output formed by the outer of the cable is shorted to ground. Ideal balun
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operation is, in fact, strictly only observed at the quarter wave length, although in practice
useful performance can be obtained over as much as 3 : 1 or 4 : 1 bandwidth which
straddles the quarter wave point by maximizing Zouter, as shown in figure 2.33.
Figure 2.33: Bandwidth limiting effect of low values of Zouter on the circuit shown in
figure 2.32(a).
This bandwidth can be considered to be primarily a function of the value of Zouter
(assuming Z0 is perfectly matched). There has been a long historical effort, and many
patents, directed at techniques for increasing this value. At X band some authors remove
ground plane metal underneath the balun TL [164, 165]. At lower frequencies Zouter
can be increased by coiling up the balun TL and/or the use of a ferrite bead or toroid to
achieve increased coupling between the two TL halves [160]. More recently, Smith et
al. [166] showed that the lossy properties of ferrites at GHz frequencies can be effectively
harnessed to make a virtual termination at one end of the Zouter line. This appears to be
an elegant technique for suppressing the half wave resonance in cable baluns, but is not
appropriate for planar designs. Note that the value of Zouter has no effect on S21 or S31
at the quarter wave frequency.
Coupled line baluns are commonly understood in terms of their even and odd mode
impedances, which can be directly extracted from balanced S parameters (figure 2.34).
The odd mode impedance of the structure is the sum of the coupling to ground and
the coupling to the adjacent line. Since this is the mode the balun will typically operate
in, this is also the balanced port input impedance under normal operation. Typically in
microwave circuits a port impedance of 50Ω is desirable to facilitate matching to external
components, however certain applications require higher or lower port impedances. With
reference to figure 2.32(a), this is analogous to looking at the impedance of the Zouter in
parallel with Z0 when measuring port 3, or simply Z0 when measuring port 2.
The capacitive coupling between the lines in odd mode forms a transmission line
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Figure 2.34: Even and Odd modes of coupled lines with electric field lines drawn.
between the two strips. It can be noted at this point that, due to the properties of transmission
lines, the voltage difference between the two lines must be constant along their length, and
the currents travelling in the conductors must be equal and opposite. It is this opposite
current condition which force the phase inversion at the balanced ports.
The even mode impedance of the structure is a measure of the capacitive coupling
between the lines and ground. This capacitive coupling forms a transmission line between
the strips and ground and is present in both odd end even modes of operation.
Figure 2.35: Balun schematic showing the parasitic ZOUTER.
Continuing the transmission line analogy, it is advantageous to redraw the structure
in figure 2.34 as an electrical schematic (figure 2.35), whereby the even and odd mode
impedances are treated as separate transmission lines. The transmission line formed
between the two strips is henceforth known as Z0 (not to be confused with the port
impedance, although ideally they would be the same to achieve optimal power transfer)
and the even mode impedance to ground as ZOUTER. If ZOUTER were to be eliminated,
this ideal structure would have an infinite bandwidth and ideal balun properties. At the
quarter wavelength frequency, the outer transmission line, which is short circuited at one
end, appears to P3 as an open circuit. However, as the stimulus frequency moves away
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from the quarter wavelength frequency, the impedance of the ZOUTER transmission line
drops, spoiling the current balance in the Z0 transmission line. The effect of a finite
ZOUTER therefore is a bandpass frequency response. The higher ZOUTER, the wider the
passband.
This relationship was recognised early on by Marchand and many structures have
been proposed to attempt to minimise ZOUTER and achieve wideband, near ideal balun
performance (Marchand’s paper refers to ZOUTER as ZAB) [167].
Coupled line baluns in general can be categorised under two sub headings, electrical
connection and physical structure.
2.5.2 Electrical groupings
Differing topologies for interconnecting coupled lines have been proposed, each possessing
unique advantages and disadvantages. The main groupings are summarised below. This
may not be an exhaustive list due to the scale and age of the subject of balun design. It
does however contain the most popular structures currently available in literature.
“Basic” Single Coupled Line
Single coupled line structures are the simplest balun structure. Figure 2.34 is a microstrip
example, whereby one coupled transmission line is formed between two physical strips.
Figure 2.36 shows an example similar to the earliest structures found in the literature,
constructed with a piece of coaxial cable.
This structure is simple to implement and hence minimises metal loss. It is however
relatively narrowband and the impedances at the two balanced ports quickly diverge as
the frequency deviates from the centre of the band, limiting bandwidth. At the second
harmonic, as the electrical length of the coaxial line approaches a half wavelength, the
inner balanced port begins to see the port impedance at the single ended port, while the
outer balanced port sees a short circuit. This results in significant amplitude and phase
imbalance at frequencies other than at the quarter wave point.
Figure 2.36(b) shows the commonly cited amplitude and phase balance response of a
single coupled line balun with a conservative ZOUTER value. Notice the large bandwidth,
approaching a double octave which makes these coupled line structures attractive for
many microwave passive components.
Marchand “Lite”
The Marchand Lite (MLite) was the first of two structures introduced by Marchand [167].
This structure modifies the single coupled line by introducing a “balancing” SCSS in
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(a) Coaxial cross section.
(b) Amplitude and phase response of a basic single coupled line balun with Z0
matched to the system impedance of 50Ω and ZOUTER = 100Ω. Wavelength refers
to the Electrical length divided by 2pi.
Figure 2.36: Coaxial basic single coupled line structure.
parallel with the “inner” strip, i.e. the strip not grounded at one end, as shown in figure
2.37(a).
This equalises the two balanced transmission responses as shown in figure 2.37(b),
by introducing a parasitic Zstub to the centre conductor equivalent to the parasitic Zouter.
An additional benefit of particular importance in push-pull RF power amplifier (RFPA)
applications, is that it ensures the two active devices are presented with purely reactive
impedances in even mode excitation (i.e. at even harmonics, figure 2.38(b)). This vital
property has been widely recognized by the HF and VHF RFPA community, where the
use of a balancing stub is almost universally practised.
Figure 2.38(c) shows if ZOUTER = ZSTUB a perfect phase and amplitude balance
can be achieved at the balanced ports. The half wave or even mode impedance disparity
between the balanced ports observed with the single coupled line balun is also eliminated.
This structure was originally specified by Marchand under the heading “single-frequency
transformation” which may have contributed to it being all but forgotten in the microwave
design community [168].
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(a) Coaxial cross section.
(b) Equivalent schematic.
Figure 2.37: The MLite configuration.
Full Marchand
Marchand’s second innovation was to reduce the effect of the reactive impedance that
the Zouter SCSSs present to the input signal either side of the quarter wave resonance
as shown in figure 2.39. This structure is usually referred to in literature as simply the
Marchand balun, but to distinguish it from the MLite this structure will be called the “full
Marchand”.
At lower frequencies this reactance is inductive and at higher frequencies it is capacitive,
so a series quarter wave open circuit stub (OCSS) can partially cancel this reactance,
giving some improvement in performance at the band edges. Marchand derived a value
for the characteristic impedance of the stub, Zstub that would result in maximally flat
transmission performance.
Zstub =
Z20
2Zouter,stub
(2.21)
It is assumed that the structure would be physically symmetrical around the balanced
ports at the midpoint. This assumption forces the parasitic Zouter to be identical to
Zstub,outer, as the two pieces of coax TL would be mounted identically w.r.t. ground.
Equation (2.21) is a very important relationship, since a typical planar case the resulting
Zstub value will be much too low to be conveniently realizable using conventional single
layer hybrid technology.
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(a) MLite vs basic balun (faded). Both have
a physically representative Zouter of 100Ω and
the MLite balun has a Zstub=Zouter to balance
the transmission traces.
(b) Balanced common/even mode port
impedances comparing a basic balun and an
MLite balun. Balanced S parameters introduced
in section 2.3.2.
(c) Amplitude and phase response of a MLite balun with Z0 = 50Ω,
ZOUTER = 100Ω and ZSTUB swept through 50/100/150Ω. Wavelength
refers to the Electrical length divided by 2pi.
Figure 2.38: The MLite performance.
Figure 2.40(a) shows that although the optimum value of Zstub extends the band
edges somewhat, a significantly higher (non-optimum but realizable) value can actually
be counter productive. This is probably one reason why the “full Marchand” balun is
something of a rarity and most designers elect to use only the MLite’s balancing stub.
Due to the symmetrical nature of the structure it is easy to ensure that the response
at the balanced ports shows a very accurate power split, simply by enforcing physical
symmetry. In addition, this symmetry makes it possible to achieve nearly identical balanced
port impedances and negligible amplitude and phase imbalance. If for example the two
halves are made from the same specification of coaxial cable and mounted in the same
housing, physical symmetry is easy to ensure even without the ability to accurately predict
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(a) Coaxial full Marchand structure.
(b) Equivalent schematic illustrating the structure’s symmetry.
Figure 2.39: The full Marchand.
the characteristic impedances of the lines. This makes the full Marchand balun extremely
popular for feeding balanced antennas and mixers, which both suffer from poor performance
if not fed with an accurately balanced signal [169–171].
Figure 2.40(b) highlights the fact that if the outer parasitic transmission lines see
the same impedance to ground, and ZSTUB,INNER is matched according to Marchand’s
original design equation, ZSTUB,INNER = Z20/2ZOUTER, the full Marchand balun is
capable of a marginally greater bandwidth than the MLite.
Ruthroff, Guanella and coupled Inductors
The Guanella [172] and Ruthroff baluns [173] were first proposed, not as transmission
line structures, but as an inductively coupled ferrite cored transformers (figure 2.41).
These structures can achieve impressively high coupling coefficients and bandwidths due
to the high flux density in ferrites and the limited effect of parasitic inductances at low
frequencies. They are also capable of high impedance transformation ratios (9 : 1 is
common even at UHF frequencies).
These structures cannot be easily translated to planar technologies at microwave frequencies
and simultaneously maintain similar performance as seen in the VHF/UHF bands [173,
174]. These structures suffer from high loss at microwave frequencies and have difficult
interconnections which can pose significant layout problems, especially when limited to
single layer planar processes.
Coupled inductors generally suffer from the same drawbacks which hinder the Ruthroff
and Guanella implementations. These include high loss, susceptibility to the low coupling
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(a) Comparing the transmission characteristics of the Full Marchand with
the equivalent MLite structure (Zouter=100Ω so Zstub optimum=12.5Ω).
(b) Amplitude and phase response comparison between a full Marchand
(FM) and a MLite (ML) balun. Z0 = 50Ω, ZOUTER = ZSTUB,OUTER =
ZSTUB = 100Ω and ZSTUB,INNER = 12.5Ω. Wavelength refers to the
Electrical length divided by 2pi.
Figure 2.40: Full Marchand electrical characteristics.
factors in planar substrates, high parasitics at microwave frequencies and (for coupled
inductors) highly inductive windings. These windings must be resonated out to match the
inductors to other components, severely affecting bandwidth [175, 176].
2.5.3 Physical groupings
The physical implementation of microwave baluns can have as large an effect on performance
as the selected electrical topology. Topologies requiring extremely high coupling factors
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(a) Ruthroff 4:1 Balun. (b) Guanella 4:1 Balun
Figure 2.41: Ruthroff and Guanella baluns.
or extremely high isolation from the ground plane will not translate well to thin single
layer technologies. In addition, technologies with many layers may have extremely thin
metals introducing high resistive and inductive losses, or large and lossy inter-layer interconnects.
3D (Coaxial)
Most early balun papers report structures fabricated with pieces of coaxial cable [167,
172, 173, 177]. In general these non-planar structures can be grouped under the heading
“3D”. These structures can support extremely high coupling factors, a wide range of
characteristic impedances and high isolation from the ground plane by making use of
Faraday shielding effects, entirely encapsulating conductors in shield metal.
Figure 2.42: Coaxial single coupled line balun suspended above a cavity.
These structures can be difficult to integrate into high frequency amplifier designs as
most PA designers working above a 5GHz are constrained to planar and predominantly
single layer technologies. These structures are used extensively at lower frequencies and
demonstrate excellent performance. Experiments with 3D coaxial structures at microwave
frequencies have shown excellent results [166].
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Planar Single Layer
By far the most common processes available to microwave power amplifier designers
are of the planar single layer variety. Hybrid and MMIC technologies optimised or
suitable for PA design generally fall into this category. These processes are low cost and
highly repeatable, making use of very stable and highly optimised lithographic methods.
In addition, single layer processes do not require substrate alignment and inter-layer
interconnects, which both add significantly to technology cost.
(a) MMIC mixer with
asymmetric LO and RF
baluns [178].
(b) Single coupled line balun implemented
on duroid.
Figure 2.43: Examples of single layer planar baluns.
The major limiting factors that degrade the performance of single layer planar balun
designs are that of coupling and loss. It is difficult to achieve optimal coupling between
the parallel planar strips without the ability to fabricate extremely fine gaps between
relatively long strips. Typical hybrid processes such as Alumina tiles struggle to achieve
sufficient coupling and are limited to gaps on the order of tens of micro meters. MMIC
processes on the other hand can typically support gaps below ten micro meters but are
more likely to be loss constrained due to the use of thin metal layers and thin dielectrics
[179].
Planar Multilayer
Increasing the coupling coefficient between the two coupled lines on single layer technologies
is usually one of the most difficult design tasks in implementing a balun with wide
bandwidth and low loss. A much more effective form of coupling than the edge coupling
employed by planar structures is broadside strip coupling. This involves placing one strip
on top of another separated by a second layer dielectric (see figure 2.44). Some form
of benzocyclobutene (BCB) or polyimide isolating layer may be employed in MMIC
processes [180,181] to implement this second dielectric. Sophisticated multilayer processes
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also exist, which are specifically designed to form these complex multilayer circuits, such
as LCP and LTCC [182, 183]. These multilayer processes typically involve individually
etched metal layers on separate substrates, which are then attached together by carefully
registering their alignment and pressure or heat bonding.
Figure 2.44: Multilayer balun schematic, to be implemented in LTCC [182].
A noteworthy example of a multi-layered full Marchand balun was published by A.
C. Chen [184] building upon previous work by K. J. Webb [185].
2.5.4 Baluns in Amplifiers (Push-Pull)
Baluns have long been used as power combiners to produce push-pull amplifiers without
needing to use both N and P type devices (see figure 2.45). As well as power combing,
baluns have additional benefits over other popular microwave power combiners such as
the Wilkinson [186].
• Baluns convert a 50Ω unbalanced load to a balanced load, i.e. a load for which the
ground plane can be independently specified. In push-pull amplifiers the load is
typically equally split to produce an effective 2:1 impedance transformation. This
is extremely useful when matching to large transistors with a low RL.
• At the second harmonic, the length of the balun approaches a half wavelength and
the transistor sees an impedance approaching a short circuit. This is extremely
useful for achieving high efficiency over a broad bandwidth as baluns can break the
octave harmonic matching limit.
Spectacular performance is available from push-pull amplifiers at VHF and UHF
frequencies. Drain efficiencies of 60% over a greater than double bandwidth have been
reported over 10 years ago [187]. Devices at microwave frequencies have struggled
to achieve the same power and efficiency over equivalent bandwidths. Cree discrete
51
Section 2.6: Theory and Literature Review : Particle swarm optimisation (PSO)
Figure 2.45: Example push-pull schematic. Both transistors are operating in the common
source configuration.
transistor pairs promise 50% efficiency at more than double octave bandwidth but do not
use baluns, instead adopting impedance transforming hybrid couplers. Similar attempts
in literature with distributed amplifiers have shown that at X band, efficiencies of 30% are
the cutting edge for wideband and high efficiency operation [42, 43].
Historically push-pull amplifiers at microwave frequencies have suffered from low
efficiency, or uneven peaks in efficiency across bandwidth [54–56]. No work has reported
a solution to these problems.
2.6 Particle swarm optimisation (PSO)
Numerical optimisation techniques for root finding are widely used to solve non-linear
problems through optimisation [188]. Simple and widely used techniques such as the
Newton-Rahpson and Secant methods encounter problems when solving functions whose
initial value conditions cannot be easily defined, possess complex or discontinuous derivatives
and have more than one minimum. PSO was originally intended to model social behaviour
and was inspired by observing swarms of animals in nature with their ability to solve
problems beyond the ability of individual members of the swarm.
Particle swarm optimisation (PSO) mimics this social behaviour to solve complex
non-linear optimisation problems [189, 190]. PSO does not require the calculation of
derivatives and thus can be used in problems that are not differentiable and/or noisy.
PSO is also a meta-heuristic; depending on the type of PSO used, it requires little or no
information on the problem being solved, only a well defined cost function. This makes
PSO an extremely adaptable algorithm and many free software libraries are available
which allow for rapid and low cost integration into existing tools. Finally, PSO is easily
scalable to N dimensions, albeit incurring a computational penalty for each additional
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Figure 2.46: An example of a particle swarm searching a two dimensional cost function
shown as a terrain map. The Z or vertical dimension represents the value of the cost
function.
dimension.
This section serves as a brief introduction to PSO and will not offer a full comparison
of PSO with other meta-heuristics, or compare different versions of PSO. Comparisons
and reviews are available in the literature [191, 192].
2.6.1 Basic Algorithm
PSO uses a group or “swarm” of individual particles i each with a position pi and velocity
vi in N dimensional space, i.e. both are N dimensional vectors. Each particle calculates
the given cost function f(pi) on each iteration and stores both its own local “best” position/cost
and the swarms best position/cost. The velocity of each particle, and thus its next position
is then updated based on both these positions.
The movement of the particles is restricted to the “search space” defined typically by a
maximum and minimum bound for each dimension. The behaviour of a particle reaching
the bounds varies depending on the type of PSO implemented. Particles may elastically
or inelastically rebound from the boundary or “wrap around” to the opposite boundary.
The algorithm pseudo code is as follows.
1. Initialise each particle i = 1 . . . N in the swarm.
(a) Randomly select a starting position vector within the search space with a
uniform random distribution pi = U(max,min) where max and min are
the maximum and minimum search space bound vectors.
(b) Randomly select a starting velocity vi = U(−|max−min|, |max−min|).
(c) Store each particle’s starting position/cost as the particle’s best ppi = pi, and
evaluate the swarms best psi.
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2. Iterate until a termination criterion is met (maximum iterations, minimum found or
within a certain bound of a floor value e.g. zero etc.).
(a) Update each particle’s velocity vector with the formula vi ← A.pi+B.U(0, 1).(ppi−
pi) + C.U(0, 1).(psi − pi).
(b) Update each particle’s position pi ← pi + vi.
(c) If the particle’s new position is “better” than the last known best position,
update the best position ppi.
(d) If the swarm contains a particle whose new position is “better” than the last
known best position, update the swarm best position psi.
3. Finally the swarm best solution psi should contain the best solution.
A, B and C are parameters (typically between zero and unity) that can be used to
improve convergence time and also damp the movement of particles to prevent oscillatory
movement. Analysis on the effect of parameter select, population size and number of
swarms on stability and convergence, and guides to selecting appropriate values is the
subject of ongoing research [193, 194].
2.6.2 Advanced versions
Multiple varieties of the PSO algorithm have been suggested. Some attempt to prevent the
swarm from being overly influenced by local minima [195], others form hybrid techniques
with other algorithms such as artificial neural networks [196] and yet more attempt to
further simplify the algorithm by eliminating parameters, improving efficiency by utilising
multiple swarms or “tribes” that are again more robust in the presence of noise and
multiple minima [197, 198].
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3 Input Harmonic Shorting
This chapter will describe work performed to investigate a novel technique to shape
the gate voltage waveform by short circuiting the harmonic impedances. Measured waveforms
are presented at 8GHz proving the effectiveness of the technique, a first for these frequencies.
The most frequently cited methodology used to achieve conventional high efficiency
modes of operation, is to attempt to de-embed the transistor output parasitics, and present
specified impedances to the internal theoretical device current generator plane (Igen plane).
The aim is to generate a highly efficient voltage waveform from a known current waveform,
typically a half wave rectified sinusoid. This current waveform is normally generated by
applying appropriate bias conditions1 [81, 85, 86].
It has been established that the intrinsic gate capacitance of microwave pHEMT devices
is voltage dependent and thus non-linear [199]. This varactor has long been assumed
to produce distorting effects which limit the performance of microwave transistors at
higher frequencies by pushing the output current waveform away from the ideal half
wave rectified sinusoidal case. Published work has shown that significant improvements
in drain efficiency (η) [200–202] and linearity [203, 204] can be achieved by presenting
a short circuit to the gate second and higher harmonics. Theoretical analysis and low
frequency measurements of the effect of the gate varactor on the output current waveform
have also been published [205]. Active injection of second harmonic signals at the gate
has been used to improve efficiency by optimally shaping the gate voltage waveform to
produce a half wave rectified sinusoid drain current waveform [206], but this is outside
the scope of this thesis.
Of the aforementioned work which has shown or predicted improvements in performance
by short circuiting the gate higher harmonics, none show measured waveforms to prove
the link between theory and observed efficiency improvements at X band frequencies.
To this author’s knowledge, calibrated waveform measurements have never before been
presented, displaying the benefit of harmonically shorting (IHS) the gate varactor at these
frequencies.
3.1 Simulated Gate Varactor Effects
Time domain analysis techniques for non-linear varactors tend to use iterative methods,
due to the difficulty of integrating the often complicated trigonometric formulae used
1Inverted modes, which swap the roles of the voltage and current waveforms, are the exception.
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to describe the voltage dependence of HEMT parasitics. The harmonic balance (HB)
algorithm employed by the majority of non-linear simulator tools uses the same iterative
technique in the frequency domain. Most of these HB tools also offer the ability to
apply the inverse Fourier transform to view the time domain voltages and currents. HB
simulations will be used in this section to analyse the effect of non-linear gate source
capacitance (CGS) on the drain current waveform without the necessity of solving complex
analytical equations.
(a) Test cell small signal model. (b) Modelled versus measured S parameters.
Figure 3.1: Small signal cold FET derived model of the 10x75µm pHEMT test cell.
Figure 3.1 shows the cold FET extracted model of the 10x75µm pHEMT test cell
device. The measured data is modelled at a single bias point, VD = 8 and VG = −1.
The cold FET process extracts the linear parasitic elements by alternately “pinching off”
and short circuiting the non-linear intrinsic parasitics. These linear element values are
displayed in figure 3.1(a), along with the shaded components widely acknowledged to
possess significant non-linear values. Various publications have suggested that the feed
inductances and resistances also possess significant non-linearities but these are generally
disregarded at low microwave frequencies (sub 20GHz) [207].
By evaluating and subsequently de-embedding the parasitic linear elements and measuring
the test cell in various bias conditions under small signal excitation, the bias dependence
of the intrinsic components can be extracted. CGS is the largest parasitic capacitance and
by far the most non-linear. CGD typically only varies by tenths of a pF/mm (although the
variation is large as a proportion of the total CGD). CDS is largely dominated by the linear
capacitance between the drain and source finger metallisation and is thus assumed to be
almost linear. Figure 3.2(a) shows the measured bias dependence of CGS extracted from
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(a) Measured. (b) Modelled equation (3.1).
Figure 3.2: Bias dependence of CGS .
bias dependent S parameter measurements of the test cell. To protect the device from
high DC drain currents only low drain voltages were measured but even at these voltages
a sizeable gate source (VGS) and drain source voltage (VDS) dependence can be observed.
This bias dependence can be described by an equation given in [208].
CGS (VGS) =
CGSO(
1− VGS
1.5
)1.3 (3.1)
While not intended to directly model the measuredCGS (VGS) profile, it can be seen to
be representative, and indeed models the square law region close to pinch off well. This
result can in turn be approximated by a polynomial function as shown in figure 3.2(b),
which can be easily imported into a frequency domain HB simulation.
(a) Simulated schematic. (b) Capacitor voltage and corresponding Drain
current with (solid) and without (dashed)
voltage dependence.
Figure 3.3: STATZ FET model (pinch off voltage −1.2V , IDSS ≈ 300mA) simulation
with and without an input varactor. Pin = 8dBm, F0 = 10GHz.
Figure 3.3 shows a simulation of an ideal FET (i.e. zero parasitics), paired with
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an external non-linear capacitor model applied across the gate source junction. The
STATZ model translates the voltage developed across the capacitor through a realistic
transconductance profile. Figure 3.3(b) shows the results of the simulation, with and
without the input varactor. The most noticeable effect of the non-linear varactor is the
large negative gate voltage peak. This “negative peaking” can be a source of premature
breakdown but should not in itself adversely affect η. The η degrading characteristic of
the varactor voltage waveform is the increased conduction angle, which can be observed
in both the voltage and current waveforms. The increase in the conduction angle can be
partially negated by reducing the gate bias voltage further. This however will limit gain,
often providing no overall PAE benefit.
(a) Schematic with IHS filter. (b) Harmonic gate impedances and input
varactor F0 conjugate match (Γmatch).
Figure 3.4: IHS simulation showing the impedances presented to the transistor gate
terminal.
Figure 3.4 displays a modified schematic with an input filter designed to present a low
impedance IHS to the Z2F0 and Z3F0 whilst maintaining ZF0 at 50Ω for comparison. The
impedances presented to the varactor (through the gate resistor) are presented in 3.4(b).
Figure 3.5 compares the voltage generated across the varactor shown in figure 3.4(a), with
the varactor in figure 3.3(a), and an ideal capacitor. The filtered voltage waveform clearly
possesses a lower harmonic content than the varactor alone, almost as low as the capacitor.
Table 3.1 lists the harmonic voltage magnitudes in volts, developed across the gate
of the transistor in the three scenarios. It is clear that providing a short circuit to the
input harmonics, in theory, substantially reduces the effect of the non-linear gate source
varactor. The IHS network suggested in this section, and implemented in the test cell
(figure 3.6), should have the effect of reducing the conduction angle and thus increasing
η.
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Figure 3.5: Voltage generated across the filtered varactor, compared with an unfiltered
varactor and a pure capacitor.
Circuit V1F0 V2F0 V3F0 V4F0
Capacitor 0.64 0 0 0
Varactor 0.74 0.17 0.07 0.03
Varactor+IHS 0.68 0.03 0 0
Table 3.1: Harmonic voltage magnitudes across the gate capacitor/varactor in Volts.
3.2 MMIC Test Cells
Figure 3.6: Transistor Test Cells. (a) No input match, (b) Input 2nd and higher harmonics
short circuited.
To investigate the effect of the parasitic gate varactor on device waveforms at X band
frequencies, two test cells were designed and produced (figure 3.6). The first is a transistor
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Figure 3.7: Schematic of the input higher harmonic shorting filter (all electrical lengths
relative to 10GHz). The modelled (dashed) and measured (solid) S parameters of the
network as seen from the gate of the FET are shown on the right. (Additional Series RL
stability network on input filter not shown in schematic for clarity)
without any matching and the second is an identical transistor furnished with an IHS
matching network, which provides a very compact, yet broad bandwidth short circuit
termination at both the second and third harmonic. An input filter is used as opposed to
source pull, to demonstrate the practical viability of the technique and the low footprint
required for implementation. Both transistors were Gallium Arsenide 750µm pHEMTs
with a gate width of 0.3µm designed for X band operation.
Figure 3.7 shows a simplified schematic of the input filter network pictured in figure
3.6 (b) and a Smith chart plotting the fundamental (8−12GHz), second and third harmonic
impedances for a 40% fractional bandwidth. The measured S parameters of the filter were
also used to de-embed the gate waveforms to allow comparison between the gate voltage
waveform with and without the harmonic short circuit present. The input filter provided
a maximum of 15dB isolation at the third harmonic, far below the dynamic range of the
measurement system, making gate waveform measurements possible.
3.3 Waveform Measurements
A waveform measurement system developed at Cardiff University [209] was used to
measure both the gate and Igen waveforms at 8GHz. Amplitude and phase accuracy of
better than ±2% and ±6◦ are expected respectively. The waveforms were de-embedded
to the FET using measured feed line test cells, then further de-embedded to the current
generator using linear Ld, Rd and Cds values estimated from the foundry data sheet.
Active load pull was used to achieve second harmonic class B. All other frequencies
60
Section 3.3: Input Harmonic Shorting : Waveform Measurements
were terminated with 50Ω at the calibrated plane (probe tips).
Input Z1F0 Drain Z2F0 Drain
I2F0
I1F0
Drain
I1F0
IDC
Drain η (%)
IHS 59.5+j1.46 j0.18 0.49 1.79 69.8
50Ω 60.7+j0.73 j0.02 0.27 1.64 66.1
Figure 3.8: Class B output current waveforms for a backed off output power (24dBm) at
the transistor gate plane with (circles) and without (crosses) gate higher harmonic short
circuit filter. De-embedded drain impedances shown in table.
Figure 3.8 shows two measured current waveforms from the two test cells. Both
waveforms have been measured at approximately the same output power, de-embedded
to the Igen plane. Both test cells were load pulled at the drain fundamental and second
harmonics to maintain the same impedances (shown in the table below figure 3.8), giving
both waveforms approximately equal output power. This is the ideal condition to analyse
the current waveform, with enough input voltage swing to generate harmonics across the
gate varactor whilst avoiding current waveform interaction with the knee region.
It can be seen that the current waveform with circular markers is closer to the desired
half wave rectified current waveform. Visual inspection alone reveals the effect of the gate
varactor in increasing the conduction angle of the current waveform as described in [205],
thus reducing the desirable I1F0/IDC ratio which must be as high as possible to achieve
high values of η. The table below figure 3.8 shows that the waveform from the filtered
test cell exhibits an I2F0/I1F0 statistic close to the ideal 0.48 of a pure half wave rectified
sinusoid and an I1F0/IDC value significantly better than the non-filtered test cell.
It is important to note that, as the devices are not operating at full power, comparison of
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η alone does not display the full picture. The presence of a higher peak current value in the
filtered current waveform, an effect which will be lost as the devices run into compression,
limits the value of η. It is still important to observe the two waveforms, before interaction
with the knee region occludes the data, as evidence of the varactor effect.
Input Z1F0 Drain Z2F0 Drain
I2F0
I1F0
Drain
I1F0
IDC
Drain η (%)
IHS 59.5-j1.59 -j0.11 0.42 1.69 80.1
50Ω 59.7+j0.76 j0.02 0.16 1.58 69.8
Figure 3.9: As for figure 3.8 but showing interaction with the knee region
(Pout=25.3dBm). De-embedded drain impedances shown in table.
Figure 3.9 displays the current waveforms measured when the power is increased so
that the device is operating in compression. Here the current waveforms shown have
equivalent magnitudes of fundamental drain current (100mA). The current waveform
of the filtered test cell is now experiencing some distortion at the top of the conduction
angle. The absence of this effect in figure 3.8 suggests this is due to interaction with the
knee region. It is significant that the waveform largely maintains the near ideal I2F0/I1F0
and I1F0/IDC values. It is clear that the current waveform obtained by shorting the gate
second and third harmonics is superior for high efficiency operation.
Figure 3.10 highlights the trade-off between gain and efficiency in the two test cells.
The measured ohmic loss of the input filter is approximately 1dB. A redesigned filter
may be able to minimize this loss and would likely compare favourably with a filter that
attempts to provide the same fundamental match, without the appropriate higher harmonic
terminations.
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Figure 3.10: Compression characteristics with (circles) and without (crosses) input
harmonic short circuit filter (IHS).
Input |V1F0| Gate |V2F0| Gate |V3F0| Gate
IHS 1.38 0.16 0.01
50Ω 1.37 0.35 0.14
Figure 3.11: Gate voltage waveforms corresponding to the current waveforms shown in
figure 3.9.
Figure 3.11 shows how the gate voltage waveform is altered by the addition of the
input filter. This waveform again clearly shows the reduced conduction angle of the
input filtered test cell and overall lower harmonic content, reducing voltage stress on the
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gate-drain boundary as well as providing an improved drain current shape.
Input Z1F0 Drain Z2F0 Drain
I2F0
I1F0
Drain
I1F0
IDC
Drain η (%)
IHS 61.4+j28.8 -j58.9 0.34 1.58 48.3
50Ω 63+j27.7 -j61.5 0.17 1.48 46.9
Figure 3.12: As for figure 3.8 but now in a class B/J operating mode (Pout=22dBm).
De-embedded drain impedances shown in table.
Figure 3.12 shows the two test cells under similar conditions but now operating in
class B/J mode. The efficiency benefit due to the reduced conduction angle and higher
I1F0/IDC of the filtered test cell is maintained, showing this effect is independent of the
mode of operation.
3.3.1 X band Class B/J Waveforms
As a result of the repression of the negative effect of the gate varactor, and the resulting
“cleaner” current waveform, it was possible to demonstrate more clearly than has previously
been shown, the presence of the continuum of class B/J voltage waveforms at X band, as
shown in figure 3.13.
The low quality of the waveforms in figure 3.13 can be attributed largely to the
difficulties involved in generating effective linear de-embedding at X band frequencies
and above, and the low harmonic resolution of these measurements (limited by the bandwidth
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Figure 3.13: Class B/J voltage continuum measured at 8GHz.
of the system to 4 harmonics). Nevertheless, the voltage peaking effect of the increased
reactive impedance can be clearly observed.
3.4 Conclusions
A simple, compact MMIC test cell has been designed to demonstrate the effect of providing
a short circuit at the second and third harmonics to the transistor gate. Waveform measurements
at X band have clearly shown the distorting influence of the gate varactor on the gate
voltage waveform and Igen current waveform.
Proper filtering of the gate harmonic impedances has demonstrated a substantial increase
in drain efficiency which has been discussed and explained in reference to the waveform
measurements.
These measurements represent an important result for waveform engineering at X
band frequencies, confirming once again that to achieve maximum η and power, presenting
the appropriate input harmonic terminations to negate the effect of the input varactor, can
prove as important as appropriately terminating the output harmonics.
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Class B/J, sometimes referred to as the class B/J continuum or continuous class J, is
an important and relatively recently discovered extension to the class B high efficiency
mode of operation. The ability of an amplifier mode to accommodate the movement of a
matching circuit impedance over frequency, provides a way to “break” the Fano matching
limit (section 2.2.5) by removing the condition of a static matching impedance, which
must be maintained across the circuit bandwidth.
An important constraint however still lies upon all variants of continuous mode theory.
The harmonic matching impedances of continuous modes, although liberated from their
singular optimal points as defined in “classical” PA modes, must lie exactly on these
precisely defined trajectories1. Class B/J for example describes how the reactance of
the second harmonic impedance should move in anti phase with the reactance of the
fundamental impedance, but the resistance of the second harmonic must be exactly zero.
The theory gives no insight into the effect of adding a resistive element at the second
harmonic or varying the resistance at the fundamental.
Theoretical analysis and prior work utilising the class B and B/J continuum of modes
has shown, by varying the amount of real fundamental voltage to maintain a certain
voltage peak and plotting the resulting efficiency vs second harmonic impedance on the
smith chart, remarkable insensitivity to impedance mismatch [112, 210]. That work used
numerical optimization algorithms and assumed a device with a 50Ω optimum RL. If
the designer were to seek to integrate these results into an amplifier design flow, the data
would have to be stored in a look up table or database. In addition, this method does
not enable the designer to establish “trade off” complimentary information on how the
fundamental and second harmonic impedances affect performance as they move simultaneously.
To compute this information the complexity of the problem and thus the size of any
database rapidly starts to rise.
Various amplifiers recorded in literature corroborate the hypothesis of relative insensitivity,
demonstrating state of the art efficiency performance using traditional filter based matching
networks [108, 112–114]. These networks will inevitably contain some degree of loss at
the second harmonic across the operating bandwidth, and will be subject to both process
tolerances inherent in the fabrication process and errors in the linear circuit models.
The problem remains however, that for v1r (the fundamental real Fourier voltage
1This is in no way meant to detract from the significance of the continuous mode theorems, which are
increasingly recognised in the research community and in industry as an important tool in the design of
wide band high efficiency amplifiers
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coefficient) is not equal to unity, the basic class B/J theory is insufficient to describe the
effect on the second harmonic impedance requirements. It would be of great assistance
to the PA designer if the class B/J voltage waveform could be generalised to describe
waveforms with v1r 6= 1. When considering any modification to the voltage waveform
formula, it is important to remember the constraints which must be placed upon the
waveforms so as to conform to the boundaries imposed by the electrical properties of
real transistors, as shown in figure 4.1.
1. The voltage waveform(s) must have a low harmonic content, to incorporate the
tendency of the output parasitic capacitance to present a low impedance to higher
harmonics.
2. The voltage waveform must not cause the device to break down (have too high a
peak voltage).
3. The voltage waveform must not at any point in the cycle be negative; in the ideal
case the waveforms are “zero grazing”, i.e. the global minimum is exactly equal to
one, as suggested in [211].
Figure 4.1: Voltage and current waveforms must exist inside the limits that the transistor
can support.
The final point above, management of interaction with the knee region, is a critical
condition for achieving high efficiency performance. The zero grazing condition is easily
violated by devices seeking to minimise simultaneous voltage and current to achieve high
η. This condition enables the interaction with the knee boundary to be rigorously defined.
It is essential therefore that any new set of waveforms would represent the “zero grazing”
case, as was true of the class B/J voltage formulation.
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Zero grazing waveforms also make the problem of scaling the knee voltage mathematically
simple.
V (θ) =
(
1− K
2
)
(1− cos θ) (1 +B sin θ) +K (4.1)
K =
VKNEE
VDD
A linearly knee scalable class B/J equation is given in (4.1). This waveform maintains
the same peak voltage while scaling the minimum voltage by a fraction K, a ratio of the
knee voltage as a proportion of the DC bias voltage, where K = 0 is a zero volt knee up
to K = 1 which is a knee voltage equal to the DC drain voltage. Taking the Fourier series
of (4.1) it is possible to analyse the effect of K on the harmonic voltages.
Real (Cosine) Imaginary (Sinusoid)
VDC = 0.5K + 1
V1r = 0.5K − 1 V1q = −0.5β(K − 2)
V2r = 0 V2q = −0.25β(K − 2)
V3+r = 0 V3+q = 0
Table 4.1: Fourier coefficients of (4.1).
The ratio of second harmonic to fundamental imaginary voltage v2q/v1q, is identical
for all values of K, collapsing to −1/2. The only effect of increasing K on the design
process is the reduction in v1r, corresponding to a reduction in RL. This well known
result from classical high efficiency modes, extends to all the zero grazing continuous
mode voltage waveform equations.
4.1 Expanding Class B/J into Clipping Contours
If we begin with the original class B/J factorised voltage,
V (θ) = (1− cos θ)(1 + β sin θ) (4.2)
−1 ≤ β ≤ 1
It might initially seem advantageous to simply add an additional fundamental term.
V (θ) = (1− cos θ)(1 + β sin θ) + α cos θ (4.3)
Where α is adjusted to vary the level of v1r. This equation does not now however
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represent the important “zero grazing” case as the DC term is not updated to scale the
global minimum in response to an increase in v1r.
If we placed α as a product term outside the brackets, the DC voltage would also scale.
V (θ) = α ∗ (1− cos θ)(1 + β sin θ) (4.4)
Real (Cosine) Imaginary (Sinusoid)
VDC = α
V1r = −α V1q = αβ
V2r = 0 V2q = −0.5αβ
V3+r = 0 V3+q = 0
Table 4.2: Fourier coefficients of (4.4).
The Fourier coefficients of (4.4) shown in table 4.2, demonstrate how the DC value
scales with α; v2r remains however constrained to zero. This equation violates the zero
grazing principle and as such can never give any insight into the effect of real second
harmonic impedance on the global minimum voltage.
If an additional term were inserted, one which is able to vary the phase of the cosine
operator, it would be possible to inject the required additional DC component to allow the
introduction of real second harmonic whilst maintaining zero grazing, as first presented
in [211].
V (θ) = (1− cos (θ + δ))(1 + β sin θ) (4.5)
0 ≤ δ < 2pi
Real (Cosine) Imaginary (Sinusoid)
VDC = 1 + 0.5βsinδ
V1r = −cosδ V1q = β + sinδ
V2r = −0.5βsinδ V2q = −0.5βcosδ
V3+r = 0 V3+q = 0
Table 4.3: Fourier coefficients of (4.5).
The Fourier series coefficients in table 4.3, show the presence of this real second
harmonic. Unfortunately v2r and v2q are now coupled; ideally these components would
be allowed to vary independently to enable the second harmonic voltage to take any value.
The introduction of a second phase shift operator (γ) has the ability to decouple v2r
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and v2q.
V (θ) = (1− cos (θ + δ))(1 + β sin (θ + γ)) (4.6)
−1 ≤β ≤ 1
0 ≤ δ, γ < 2pi
Real (Cosine) Imaginary (Sinusoid)
VDC = 1 + 0.5βsin(δ − γ)
V1r = βsinγ − cosδ V1q = βcosγ + sinδ
V2r = −0.5βsin(δ + γ) V2q = −0.5βcos(δ + γ)
V3+r = 0 V3+q = 0
Table 4.4: Fourier coefficients of (4.6).
This remarkable result (4.6) will be shown to enable the designer to visualise the
relationship between harmonic impedances and the global Vmin value, in the impedance
domain. Its solutions and their implications form a central part of this thesis and will
be studied in detail in the remainder of this chapter. Equation (4.6) has some specific
properties that make it of particular interest to PA designers.
• All of the waveforms are as desired, zero grazing.
• All have a large degree of decoupling between fundamental and second harmonic.
The introduction of 2 new phase shift operators, δ and γ allow the sine and cosine
terms to have both real and imaginary parts. This enables the v1r term to take on
values other than unity, through superposition of the two real parts.
• With three degrees of freedom (β, δ and γ) for every fixed v1r and v1q, there exists
a linear set of v2r and v2q values which satisfy the equation.
• The phase shift operators are cyclical, because they are encapsulated in sine or
cosine trigonometric identities. If plotted on a polar chart, the harmonic voltage
components versus a phase shift operator would form a polygon.
The zero grazing condition is key as it suggests that all solutions to (4.6) represent a
boundary case in both the voltage and impedance domains. This boundary case we call the
“clipping contour”. On one side of the boundary voltage waveforms will, at some point
in the cycle, attempt to go below zero and on the other side of the boundary, will never
reach zero. Access to this information is of critical importance for a designer attempting
to manage interaction with the knee region.
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In addition, the ability of (4.6) to support non-unity v1r values, enables the boundary
condition to be plotted for ZF0 located anywhere on the smith chart.
The Fourier series of (4.6) in table 4.4 can be normalized to DC as follows.
v1r =
βsinγ − cosδ
1− β
2
sin(γ − δ) v1q =
βcosγ + sinδ
1− β
2
sin(γ − δ) (4.7)
v2r =
−β
2
sin(γ + δ)
1− β
2
sin(γ − δ) v2q =
−β
2
cos(γ + δ)
1− β
2
sin(γ − δ) (4.8)
This reformulation introduces additional desirable properties.
• Because the fundamental real voltage term has been normalized to DC, both the
output power of the PA and η are governed solely by v1r.
• The task of the second harmonic voltage is not to enhance power or η, but to produce
a voltage waveform which does not attempt to go below zero, thus degrading power,
η and/or linearity by clipping the current waveform.
Figure 4.2: 64 randomly generated versions of (4.6), shown overlain with a half wave
rectified sinusoidal current waveform (dashed). Generated by sweeping the free variables
randomly across their respective ranges. Time axis not shown to highlight the fact that
the theory is frequency invariant and thus any linear time axis would be equally valid.
Figure 4.2 shows the ability of the equation to generate a large number of waveforms,
all containing only DC, fundamental and second harmonic, and all zero grazing.
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4.2 Second Harmonic Clipping Contours
Filter matching networks typically become more sensitive to component variation at higher
frequencies. As a result, the typical design flow is to select a suitable network topology,
then to tune the lower harmonics before the higher. It would be therefore of greater use
to the designer, to solve (4.7) and (4.8) for the second harmonic given a fixed v1r, and
hence a fixed power and η. This result we term the “second harmonic clipping contour”.
It is important to note at this stage that the current waveform is assumed to be “fixed”
or universal, typically a half wave rectified sinusoid. Given this fixed current waveform,
voltages can be directly transformed into impedances and are thus analogous.
For a given fixed Z1F0 we can define a fixed voltage.[
va1r, v
a
1q
]
There exists a set of solutions.
[
βN , δN , γN
]
=
{[
β1, δ1, γ1
]
, . . . , [βn, δn, γn]
}
N = 1 . . . n
that result in the same values of fundamental voltage components va1r and v
a
1q; this
is defined as the second harmonic clipping contour. For given fundamental matching
conditions defined by va1r, v
a
1q, a resulting set of unique solutions for the second harmonic
exists which can be calculated using the matching free variable set
[
vN2r, v
N
2q
]
=
{[
v12r, v
1
2q
]
, . . . ,
[
vn2r, v
n
2q
]}
vN2r =
−βN
2
sin(γN + δN)
1− βN
2
sin(γN − δN) v
N
2q =
−βN
2
cos(γN + δN)
1− βN
2
sin(γN − δN)
It is then possible to compute the impedances of these second harmonic voltage components
using the aforementioned fixed optimal current waveform and to plot this boundary, or
clipping contour, on the smith chart.
4.2.1 Closed Form Solution
In principle, if β is used as the swept parameter that maps out the clipping contour for
a given set of values for v1r and v1q, equations (4.7) can be solved for δ and γ. The
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second harmonic components v2r and v2q can then be directly determined from (4.8) and
the corresponding impedance locus plotted on a smith chart versus the parameter β.
It is possible to identify the matching set of three independent variables (β, δ and
γ) purely iteratively, computing the fixed harmonic (in this case v1r and v1q) for a large
number of randomly selected variations, then matching these computed values with a
certain degree of tolerance to the preselected values of va1r and v
a
1q. The collection of
“matching” independent variables can then be used to generate the set of v2r and v2q
values of the clipping contour.
In practice, to achieve an acceptable degree of accuracy whilst simultaneously yielding
sufficient fundamental matches to show a smooth, continuous contour on the smith chart,
approximately 105 calculations per independent variable are necessary. With 3 independent
variables, this amounts to 1015 calculations per contour. Even for modern computers with
hardware floating point support, this number of multiplication and trigonometric identities
is cumbersome, taking tens of seconds per contour.
To yield a useful design tool, the calculation would ideally be instantaneous, enabling
the designer to sweep across frequency and tune matching element values whilst updating
the clipping contour in real time.
One possible method to minimize computational time would be to use numerical root
finding methods. These typically result in only one or possibly two orders of magnitude
improvement in the calculation speed, their efficiency being dictated by the time taken
to compute their cost function. In addition, (4.7) and (4.8) both have multiple solutions
to their derivatives; this can be problematic for root finding algorithms which tend to
converge to the same minima.
Ideally, the redundant degrees of freedom would be eliminated analytically, leaving
only those required to plot the contour. Considering the equations for v1r and v1q in (4.7),
it is possible to rearrange both with β as the subject,
β =
2 cos δ + 2v1r
2 sin γ − v1rsin(δ − γ) (4.9)
β =
−2 sin δ + 2v1q
2 cos γ − v1qsin(δ − γ) (4.10)
Subtracting (4.9) from (4.10) eliminates β,
2v1q − 2 sin δ
2 cos γ − v1qsin(δ − γ) =
2 cos δ + 2v1r
2 sin γ − v1rsin(δ − γ) (4.11)
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Multiplying both sides by the denominator and rearranging for sin(γ) leaves a numerator
on the right hand side that can be factorized by cos(γ),
sinγ =
(− cos γ)(v1r + v1r cos2 δ + 2 cos δ − v1q cos δ sin δ)
2 sin δ + v1r sin δ cos δ − 2v1q + v1q cos2 δ (4.12)
Dividing across by cos(γ) yields a tangential function of γ purely in terms of δ, which
is the variable swept to draw the contour (remembering that v1r and v1q are “fixed” and
are thus known quantities).
tanγ = − v1r + v1rcos
2δ + 2cosδ − v1qcosδsinδ
2sinδ + v1rsinδcosδ − 2v1q + v1qcos2δ (4.13)
Care must be taken when applying the inverse tangential function as this can lead to
angle ambiguities. The remaining variable β is found by back substituting the solution of
(4.13) for γ into (4.9). A smooth contour can be drawn in just over 104 calculations using
the closed form equations. At this speed, it is feasible for contours to be calculated in real
time while designing passive networks in most modern CAD packages.
Whilst appearing simple, calculating this solution is a significant achievement and
enables the use of clipping contour tools in real time PA design.
4.2.2 Plotting and Analysis
Figure 4.3: Clipping contour drawn for v1 = 1 + j0 and RL = 50Ω. Second harmonic
shown in the classical class B position.
In this section, the clipping contour voltages will be converted into impedances and
the second harmonic clipping contour will be plotted on the smith chart for the first time
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(see figure 4.3).
It can be shown that the Fourier coefficients of a perfect half wave rectified sinusoid
with minimum value of zero and maximum unity are
f(t) =
1
pi
+
1
2
sin θ +
2
pi
∞∑
n=2,4,6,...
cos(nθ)
n2 − 1 (4.14)
Since the current waveform is considered to be invariant, the fundamental impedance
is dictated solely by the values of v1 andRL. The equations for calculating the impedances
now become
ZF0 = v1RL
I1F0
I1F0
= v1RL
Z2F0 = v2RL
I2F0
I1F0
=
4v2RL
3pi
(4.15)
where the value of RL, commonly called the “Cripps load” is critical in determining the
clipping contour for a given device. The normalisation of the current components to the
fundamental simplifies the calculation of the fundamental load and power. The RL value
for this and all following graphs in this section is 50Ω, chosen for convenience.
As part of this work, software was developed in the C# programming language to
calculate clipping contours and plot their impedances in real time. A sample second
harmonic only clipping contours project was also developed in the Microwave Office
CAD package. Copies of the software are included on the attached CD and a summary of
the equations in the CAD project is included in Appendix .1.
Figure 4.3 shows the clipping contour computed with v1r set to unity and no reactive
component (v1q = 0). This is the classical class B condition, which generates a sinusoidal
voltage waveform with a V min of zero (for a device with zero knee voltage), when the
second and all higher harmonics see a short circuit. The clipping contour demonstrates
this fact by showing the only impedance on the smith chart, inside the unit circle, which
does not generate a voltage waveform with a negative V min, is a short circuit. Interestingly,
there exists a space outside of the unit circle which is “non-clipping”. This design space
has typically been rejected because it is unrealisable with passive matching networks.
Recently, active harmonic injection techniques have been used to investigate this impedance
area [212].
It is important to note that, because the second harmonic clipping space assumes
a fixed ZF0, the power and η are identical for every possible Z2F0 value inside the
non-clipping region. This is due to the DC normalisation of the harmonic voltage components
as described on page 71.
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(a) Zoomed out, showing
contour cyclical nature
(b) Zoomed in
Figure 4.4: Clipping contours along one side of the class B/J design space.
Similarly, figure 4.4 shows clipping contours predicting the classical class B/J design
space. The clipping contours shown for each Z1F0, predict the single valid passive Z2F0
as given by the class B/J equation. Again, for each Z1F0 point there exists a large area
outside the smith chart which can be exploited with active matching circuits. The key
strength of the clipping contours over the classical class B/J equation however, is the
ability to predict the non-clipping second harmonic region in the presence of an arbitrary
ZF0.
(a) Z2F0 non-clipping design space
expands by reducing v1r
(b) The design space and the
corresponding reduction in PUF as
defined in [213]
Figure 4.5: Clipping contours showing the expanding design space as v1r is reduced.
Figure 4.5 shows the entirely new design space enabled by the clipping contour formulation.
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By trading off only half a decibel of output power (corresponding to a reduction in v1r and
hence Re[Z1F0]), the singular class B/J design point opens to allow a variation of j39Ω in
reactance and 5.5Ω of real variation in Z2F0.
Perhaps more significant than the discovery of this new design space is the ability
of the PA designer to analyse the sensitivity of this extended class B/J design space to
impedance mismatch. Unlike this ideal theoretical case of an infinitely “sharp” knee
region, all real transistors display softer, more gradual transitions from the current limiting
to the ohmic region. For the designer seeking maximum efficiency, but with limited
linearity requirements, minor violations of the clipping contour condition is of secondary
importance to achieving an optimal ZF0 match. The opposite is true of the designer
seeking maximum linearity, who should avoid the clipping region entirely.
In any case, it is clear from figure 4.5 that variation in the second harmonic reactance
is less likely to induce clipping behaviour than the introduction of real second harmonic.
Figure 4.4 shows that Im[Z2F0] sensitivity decreases as the amount of reactive component
in Z1F0 approaches zero.
(a) Showing the whole polygon
shape of the clipping contour (here
drawn with v1 = 0.9 + j0)
(b) The calculated waveforms forZ2F0 values around
the contour
Figure 4.6: Clipping contours forming a polygon.
Reducing the scale, figure 4.6(a) shows the whole contour for v1 = 0.9 + j0. This
plot demonstrates the cyclical or polygonal nature of the the second harmonic clipping
contour, as would be expected due to the reciprocal dimension boundaries of the δ and
γ degrees of freedom. The waveforms shown in figure 4.6(b) confirm that the clipping
contour indeed represents a zero grazing boundary case.
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(a) (b)
Figure 4.7: The reduction in V max as Im[Z2F0]→ Im[ZF0].
4.2.3 Predicting the minimum Vmax: Unity Boundary Crossing
An important observation is that waveforms generated along the clipping contour boundary,
as the difference between Im[Z2F0] and Im[ZF0] is minimised, the peak voltage is also
reduced (V max); figure 4.7 shows this empirically. It is useful to derive the minimum
Vmax point achievable within the passive region of the clipping contour, hence the minimum
achievable Vmax without inducing clipping behaviour. Typically this will occur when
V2r = 0 and V1q − V2q is minimized, although in the case of low values of Im[ZF0] the
accuracy of this approximation degrades2. Applying the V2r = 0 condition yields,
v2r = 0 = −0.5βsin(δ + γ) (4.16)
sin−1(0) = δ + γ (4.17)
δ = −γ + npi (4.18)
We know therefore that when the clipping contour crosses the boundary, δ will equal
the negative of γ plus some integer multiple of pi resulting from the inverse trigonometric
ambiguity.
Following the steps from (4.9) to (4.13), but substituting (4.18) we can derive,
(tanγ)4 + v1q(tan γ)
3
√
1 + (tanγ)2 − v1r
√
1 + (tanγ)2 − 1 = 0 (4.19)
This proves difficult to solve algebraically, but yields easily to numerical root finding
2This is of little significance as peak voltages are low when Im[ZF0] is low.
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methods.
(a) Example of “northern” and
“southern” boundaries
(b) Vmax at both boundaries plotted versus v1r at
multiple v1q values
Figure 4.8: Tracking Vmax as a proportion of VDD at the northern (solid) and southern
(dashed) clipping contour unity boundary crossing for positive v1q.
Figure 4.8 tracks the waveforms at the v2r = 0 boundary of the clipping contour as
v1r and v1q vary. The northern boundaries (i.e. the boundaries with the lowest difference
between v1q and v2q) possess significantly lower Vmax values than the southern boundaries.
The boundary of the clipping contour which has the lowest reactive difference (v1q -
v2q) for a given v1r and v1q in fact represents the lowest possible, non-clipping, Vmax
value achievable for a zero-grazing waveform containing only fundamental and second
harmonic.
It has been observed previously that the highly reactive regions of the continuous
modes design space correspond to increased peak voltages and that reducing the reactance
can help to limit the voltage peak [115]. The clipping contour tool expands the understanding
of this relationship between ZF0, Z2F0 and Vmax and enables the designer to quantify that
relationship while designing. Figure 4.9 replicates the graphs in [115], but constrained
within the bounds of the non-clipping region for various v1 values.
4.3 Fundamental Harmonic Clipping Contours
A similar technique to that described in section 4.2 can be used to solve (4.8) for a fixed
v2r and v2q. This will yield a linear set of solutions for v1r and v1q, all of which represent
zero grazing waveforms and thus a boundary condition. We call this the “fundamental
clipping contour”.
The existence of a zero grazing boundary line was alluded to in [113] and [211] but
only the case involving a purely reactive second harmonic. In addition, no method of
generation was suggested (the figures shown were generated with intensive numerical
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(a) v1 = 0.9 + j0 (b) v1 = 0.9 + j0.25
(c) v1 = 0.9 + j0.5 (d) v1 = 0.9 + j0.75
Figure 4.9: Contours tracking Vmax as a proportion of VDD inside the second harmonic
clipping contour for various v1 values. 50Ω real and imaginary lines highlighted on the
smith chart.
optimization). For this reason these plots were difficult to use as a design tool. The
fundamental clipping contour is a generalised technique for generating the zero grazing
ZF0 boundary for any given, fixed Z2F0.
4.3.1 Closed Form Solution to Fundamental Harmonic Clipping Contours
A similar technique to that described in section 4.2.1 can be used to generate the fundamental
clipping contour. Rearranging (4.8) for β gives the equations,
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β =
−2v2r
sin(δ + γ) + v2rsin(δ − γ) (4.20)
β =
−2v2q
cos(δ + γ) + v2qsin(δ − γ) (4.21)
the difference of which eliminates β,
2v2q
cos(δ + γ) + v2qsin(δ − γ) =
2v2r
sin(δ + γ) + v2rsin(δ − γ) (4.22)
The equation (4.22) can be multiplied by both denominators and the resulting equation
can be rearranged to make sinγ the subject,
sinγ =
(−cosγ)(v2qsinδ − v2rcosδ)
v2qcosδ + v2rsinδ
(4.23)
which, when divided across by cosγ, a common term on the right hand side, yields an
equation for γ in terms of the fixed voltage parameters (v2r, v2q) and a single phase shift
operator, δ.
tanγ = −v2qsinδ − v2rcosδ
v2qcosδ + v2rsinδ
(4.24)
Together (4.24) and (4.21) can be used to compute the fundamental clipping contour.
4.3.2 Plotting And Analysis
Figure 4.10 shows the class B fundamental clipping contour for v2q = 0 + j0.
It is clear, by comparing the Z = 50 + jXΩ line and the clipping contour in figure
4.10, that the point at which Im[ZF0] = 0 represents the largest possible Re[ZF0] inside
the non-clipping region, the largest v1r and hence the greatest power and η. This clearly
demonstrates the principle of “trading resistance for reactance” in (4.6), whereby to support
a larger reactance without clipping, the amount of resistance must be reduced.
Figure 4.11 demonstrates this principle by showing the reduction in power and η
compared to class B, as ZF0 is moved along the clipping contour.
Figure 4.12 shows the waveforms associated with the impedances in figure 4.11. The
DLLs are included in figure 4.12(b) to show the extreme nature of the operating mode
81
Section 4.3: Clipping Contours : Fundamental Harmonic Clipping Contours
Figure 4.10: Class B Fundamental clipping contour. v2 = 0 + j0 and RL = 50Ω.
v1 PUF (dB) η %
A 1+j0 0 78.5
B 0.9+j0.45 -0.92 70.7
C 0.63+j0.78 -4.01 49.5
D 0.35+j0.94 -9.12 27.5
E 0.1+j0.995 -20 7.9
F 0+j1 − inf 0
Figure 4.11: Measuring PUF and η along the clipping contour boundary.
(a) Voltage waveforms showing
successively more reactance
(b) DLLs demonstrating the reduction in
efficiency.
Figure 4.12: Clipping contours along one side of the class B/J design space.
at the highly reactive portion of the clipping line and hence the reason for the low η. It
can be noted that all the waveforms have an identical Vmax, due to v2r and v2q both being
equal to zero. This is not a general property of the fundamental clipping contour.
This is demonstrated in figure 4.13, where waveforms are plotted along the clipping
contour with substantial second harmonic reactance.
Figure 4.14 shows that, as with the second harmonic clipping contour, the fundamental
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Figure 4.13: Fundamental clipping contour for a second harmonic with reactance v2 =
0 + j0.17.
(a) Expanded smith
chart view.
(b) In the polar domain.
Figure 4.14: Class B fundamental clipping contour (v2 = 0 + j0, v1 = 1 + j0) voltages
displayed on (a) a Smith chart (converted to impedances with a half wave rectified
sinusoid) and (b) a polar plot.
clipping contour is an oscillatory function. This is obscured by the conversion to Γ for
plotting on the smith chart; as the denominator of the conversion goes to zero, the function
tends to infinity. Plotting the same voltages on a polar chart, as shown in figure 4.14(b),
makes their oscillatory nature clearer.
Figure 4.15 introduces real second harmonic voltage into the fundamental clipping
contour. This figure provides an alternative way to view figure 4.5, which showed a
reduction in v1r facilitating a new design space, allowing non-zero v2r. This new design
space and the reduction in v1r correlates directly with a decrease in power and η, as stated
on page 71.
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V1 V2 PUF (dB) η %
A 1 0.0 0 78.5
B 0.9 -0.1 -0.92 70.7
C 0.8 -0.2 -1.94 62.8
Figure 4.15: Measuring PUF and η along the clipping contour boundary, with no
reactance.
4.4 Current Waveform Influence on Clipping Contours
It is well established that the intrinsic parasitic capacitances of most transistors are strongly
voltage dependant and thus non-linear. The effect of (primarily) the gate source capacitance
in FETs and base emitter capacitance in BJTs degrades the input waveform, as discussed
in chapter 3. This will be especially true at microwave frequencies where, even in advanced
narrow gate width technologies, the magnitude of the imaginary displacement currents
through the parasitics becomes significant in relation to the real currents.
Modes defined using the waveform engineering approach, attempt to generate an
efficient “complimentary” waveform, using the impedance environment, from a “defined”
(or generated) waveform. Usually, the defined waveform is the current waveform, because
both FETs and BJTs are modelled intrinsically as controlled current sources. The “quality”
of this defined waveform is of utmost importance for the PA designer.
All the figures shown in the previous two sections utilise the Fourier current coefficient
of an ideal half wave rectified sinusoid as given by (4.14) and (4.15). This section will
study the impact of three commonly observed current waveform distorting effects on the
second harmonic clipping contour; changes in the current waveform conduction angle or
“rectification”, the truncation of the top of the current waveform due to a ZF0 > RL or
compressed operation by driving the gate with excessive input power, and the filtering
of the current waveform by capacitive parasitics, producing “maximally flat” waveforms
[82].
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All of these waveforms will be shown to simply have a scaling effect on the clipping
contour by affecting the I2F0/IF0 ratio.
4.4.1 Clipped Half Wave Arbitrarily Rectified Sinusoid
The half wave rectified sinusoidal waveform requires the gate/base of the transistor to be
biased at pinch-off. Practically this can be difficult to enforce both because of the soft
turn on characteristics of real transistors and due to the reduced gain observed at high
levels of rectification. In practice, many class B/J implementations choose a bias point in
mid-class A/B to preserve some gain whilst trading off a small amount of efficiency. It
would be advantageous then to consider an “arbitrarily rectified” half wave sinusoid on
the clipping contour, i.e. a current waveform formulation whereby the conduction angle
is a parameter.
I(θ) =
X − cos(θ)
1 +X
cos−1(X) ≤ θ < 2pi − cos−1(X)
I(θ) = 0 otherwise (4.25)
The above equation (4.25) represents just such an arbitrarily rectified waveform which
is normalised to maintain a maximum value of unity. Figure 4.16 displays waveforms
given a range of values forX , the rectification parameter, where a value of zero corresponds
to the fully half wave rectified (class B) condition and unity, the sinusoidal (class A)
condition. Less than zero, the rectification will increase asymptotically into the class C
region. As class C corresponds to a large reduction in gain, this section will focus on
classes A through B.
Figure 4.16: Waveforms generated by (4.25) with arbitrary amounts of rectification (X).
Taking the Fourier series of (4.25) yields (4.26).
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IDC = −X cos
−1 (X )−√1− X 2 − X pi
(1 + X ) pi
I1F0 =
−X √1− X 2 + cos−1 (X )− pi
(1 + X )pi
I2F0 =
−2 (X − 1)√1− X 2
3pi
(4.26)
I3F0 =
−2 (X − 1)X √1− X 2
3pi
By normalising all terms to the fundamental I1F0, it is assumed the user will adjust
the input drive to maintain a constant output power. This is a valid assumption as PAs
are typically scaled to meet the requirements of the system so that they operate at a
given region of their Pout vs Pin characteristic, usually the region of highest efficiency
for saturated applications.
I2F0
IF0
= −2/3 (X − 1)
√
1− X 2 (1 + X )
−X √1− X 2 + cos−1 (X )− pi (4.27)
Figure 4.17: Tracking the ratio of second harmonic to fundamental real current versus X
in (4.27).
As the rectification is reduced, i.e. towards class A, (4.27) states that the amount of
second harmonic component is effectively reduced, as shown in figure 4.17. This will
allow a larger second harmonic voltage component to exist given a fixed impedance and
hence will induce a movement of the second harmonic clipping contour towards an open
circuit, expanding the non-clipping region.
Figure 4.18 shows how this reduction in the second harmonic current component
relative to the fundamental transforms the clipping contour. Therefore it can be observed
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Figure 4.18: Plotting the clipping contours generated by (4.27) versus the rectification
parameter X.
that a reduction in the amount of rectification corresponds to a reduction in the sensitivity
of the mode to clipping the voltage by mismatching Z2F0.
It is possible expand upon (4.25) by introducing the concept of compression. It
has been assumed to this point that clipping of the voltage waveform has a necessarily
negative impact on amplifier performance. Experienced designers will recognise that a
small amount of compression can lead to enhanced efficiency in real devices. The region
of highest η on a Pout vs Pin plot of amplifier performance is typically beyond the P1dB
point, where interaction with the knee region is already strong. The distinction between
our theoretical clipping case and a real device is that compression in any real device is
“soft”, i.e. there exists no hard boundary beyond which the waveform is truncated. This
topic is discussed further in [213]. It therefore is advantageous to expand equation (4.16)
so as to consider the effect of this compression in the context of the clipping contour tool.
I(θ) =
C(X − cos(θ))
1 +X
cos−1(X) ≤ θ < P
I(θ) =
C(X − cos(θ))
1 +X
2pi − P ≤ θ < 2pi − cos−1(X) (4.28)
I(θ) = 1 P ≤ θ < 2pi − P
I(θ) = 0 otherwise
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where P = arccos
(
XC − 1−X
C
)
Figure 4.19: Some waveforms that can be plotted with (4.28).
Figure 4.19 demonstrates some of the waveforms that can be plotted with (4.28),
which introduces the concept of compression by applying a scaling factorC, and truncating
the waveform to a maximum value of unity. This allows the analysis of current waveform
compression, independently of voltage waveform compression, a task that would be difficult
in a circuit simulator. It is important to differentiate between voltage and current compression
here because the voltage must remain purely determined by the clipping contour voltage
formulation for the clipping contour to remain relevant.
Taking the Fourier series of (4.28) yields (4.29).
IDC = −C sinP
pi +Xpi
+
−CX arccosX + C√1−X2 + CXP −XP + pi +Xpi − P
pi +Xpi
IF0 =
(4CX − 4− 4X) sinP
2 pi + 2Xpi
− C sin (2P )
2pi + 2Xpi
+
−2CX√1−X2 + 2C arccosX − 2CP
2pi + 2Xpi
I2F0 = −3 C sin (P )
3 pi + 3Xpi
+
(3CX − 3− 3X) sin (2P )
3pi + 3Xpi
−C sin (3P )
3pi + 3Xpi
+
2C
√
1−X2 − 2CX2√1−X2
3pi + 3Xpi
I3F0 = −6 C sin (2P )
12 pi + 12Xpi
+
(8CX − 8− 8X) sin (3P )
12pi + 12Xpi
−3 C sin (4P )
12 pi + 12Xpi
+
8CX
√
1−X2 − 8CX3√1−X2
12pi + 12Xpi
(4.29)
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N.B. The Fourier series of this waveform is purely real, hence all the sinusoidal (or B)
terms are equal to zero.
Again, the key metric to track is the I2F0/IF0 ratio.
I2F0
IF0
=
+4C (X2 − 1)1.5 + 6C sin (P ) + 6 (1 +X − CX) sin (2P ) + 2C sin (3P )
+6C
(
P +X
√
1−X2 − arccosX
)
+ 12 (1 +X − CX) sin (P ) + 3C sin (2P )
(4.30)
Figure 4.20: Plotting (4.30) versus C, the current compression parameter for various
values of X.
Figure 4.20 plots (4.30) versus C for various values of X . Similarly to decreasing
rectification, a portion of current compression can be beneficial in reducing the sensitivity
of the voltage waveform to clipping. The inflection point shown in figure 4.20 for X =
0.75 is the point at which the “clipped” angle is equal to the “rectified” angle. At this
point the waveform reverses its symmetry and the second harmonic component begins to
rise (albeit with opposite polarity). The effect on the clipping contours will be similar (if
less pronounced) to that shown in figure 4.18.
A warning must however be given regarding the use of current clipping and conduction
angle to reduce matching sensitivity, stemming from one of the assumptions which underpins
the clipping contour theory. For the contours to be valid, there must be no third harmonic
voltage. This can be achieved in practice when the third harmonic current is close to zero,
such as in class B. Any deviation towards a class AB conduction angle or the introduction
of current clipping will produce significant third harmonic current, which in the presence
of a non-zero Z3F0 will produce a non-zero V3F0 (see figure 4.21). The ability to cope
theoretically with a non-zero third harmonic voltage will require further extension of the
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Figure 4.21: Plotting the ratio of third harmonic versus both X and C.
voltage waveform equation.
4.4.2 Even Mode Maximally Flat Waveform
Raab introduced the “maximally flat” waveforms in [82]. These waveforms maximise the
fundamental component in a harmonically limited situation without violating waveform
maximum and minimum boundaries of unity and zero respectively. These limiting conditions
are useful in PA design as they represent the maximum achievable η boundaries in real
devices, where the output waveforms are filtered by the parasitic capacitances and inductances.
The even mode current waveform proposed by Raab is similar to the drain current
waveforms observed with large signal network analyser (LSNA) systems at high frequencies
(X band) of operation. It would be interesting to consider therefore, the effect of combining
maximally flat waveforms with the clipping contour voltage formulation.
The initial formulation for all even mode maximally flat waveforms is
I(θ) = IDC + IF0sinθ +
∑
n=2,4,...
InF0cos(nθ) (4.31)
Next, we must select the order of the polynomial and evaluate a derivative for each n
term, plus the unity term. For example, for a fourth order maximally flat waveform,
I(θ) = IDC + I1 sin θ + I2F0 cos(2θ) + I4F0 cos(4θ)
∂I(θ)
∂θ
= I1F0 cos θ − 2I2F0 sin(2θ) − 4I4F0 sin(4θ)
∂2I(θ)
∂θ2
= I1F0 sin θ − 4I2F0 cos(2θ) − 4I4F0 cos(4θ)
∂4I(θ)
∂θ4
= I1F0 sin θ + 16I2F0 cos(2θ) + 256I4F0 cos(4θ)
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To achieve the maximally flat condition, at the maxima and minima points the derivatives
must equal zero. By applying this condition and solving the system of simultaneous
equations above, the maximally flat coefficients can be obtained.
n=1 n=2 n=4 n=6
IDC 0.5 0.375 0.352 0.342
I1F0 0.5 0.5 0.5 0.5
I2F0 0 -0.25 -0.313 -0.342
I4F0 0 0 -0.016 -0.027
I6F0 0 0 0 -0.002
Table 4.5: Coefficients of maximally flat waveforms to the sixth order.
(a) Maximally flat waveforms to the sixth order. (b) Clipping contours for a
fixed v1 = 0.9 + j0 for up to
the sixth order maximally flat
waveform.
Figure 4.22: The impact of maximally flat waveforms on clipping contours. (N.B. First
order contains no I2F0, thus the contour will collapse to an open circuit.)
Table 4.5 and figure 4.22(a) show the even mode maximally flat waveforms up to the
sixth order. Figure 4.22(b) shows the effect of this increasing second harmonic component
on the clipping contours. Transistors with very low CDS values may be more sensitive
to impedance mismatch as a result of increased levels of harmonic current. At the same
time, higher order even mode maximally flat waveforms have lower DC components, and
thus represent higher efficiencies. This is useful information for designers working with
devices at their technology limit (i.e. with very high CDS values), who may observe
greater benefit by improving the input harmonic matching conditions than perfecting the
output.
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4.5 Waveform Measurement Verification
Verification of the clipping contours theory concentrated on the second harmonic clipping
contours for the reasons stated in Section 4.2. A bare GaAs pHEMT transistor was placed
in a test fixture to facilitate wafer probing, as shown in figure 4.23.
(a) Devices mounted in test fixture. (b) Comparing datasheet S parameters to
de-embeded device in fixture
Figure 4.23: GaAs pHEMT in test fixture
The fixture tiles were mounted to minimise the bond wire length, and the bond wires
were repeated on a spare back to back section (B2B Bondwires in figure 4.23(a)), measured
and de-embedded along with the feeding transmission lines. The de-embedding procedure
provided acceptable accuracy to the fourth harmonic at 3GHz fundamental (12GHz), see
figure 4.23(b). The Triquint data sheet provided a small signal model of the die which
enabled de-embedding to the Igen plane [214].
Figure 4.24 shows excellent alignment between the regions of high efficiency and the
clipping contours plotted with the measured ZF0.
Figure 4.24(b) shows two Z2F0 points highlighted in black, on either side of the
clipping contour. Figure 4.25 displays measured waveforms for these Z2F0 points outside
(circles) and inside (crosses) the clipping contour. The current waveform with a second
harmonic impedance outside the clipping contour (in the clipping region) clearly shows
the top of the current waveform being truncated as the voltage waveform interacts with
the knee region.
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(a) (b)
Figure 4.24: Measured η versus Z2F0 at 3GHz with second harmonic clipping contour
(calculated using the measured ZF0) superimposed.
Figure 4.25: Waveforms for the two highlighted Z2F0 loads in figure 4.24(b). Waveforms
corresponding to the load inside the contour shown with crosses and outside, circles
4.6 10W S-Band GaN Demonstrators
Low frequency circuits are typically easier and cheaper to produce due to a greater tolerance
of parasitics in the devices and components, larger form factors and higher manufacturing
tolerances. A set of nominally 10W , low frequency demonstrators were designed and
fabricated to demonstrate the integration of the clipping contour tool into a typical class
B/J design methodology.
The suggested methodology for optimum exploitation of the clipping contours tool is
outlined as follows.
1. Choose a matching network topology with the appropriate movement of harmonic
impedances over frequency.
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2. Configure the network to optimally match the fundamental impedance.
3. Optimize the network to match the second and higher harmonics.
4.6.1 Topology Choice
For class B/J matching network design, it is advantageous to exploit a key property of
the transmission line; its tangential or oscillatory frequency response. The resulting
clockwise impedance trace on the smith chart, as demonstrated in figure 4.26, can be used
to achieve the anti-phased movement of fundamental and second harmonic impedances
necessary for class B/J operation.
Figure 4.26: Simple transmission line network, showing the clockwise circular movement
with frequency.
Figure 4.26 shows an initially acceptableZ1F0 trace behaviour of a non 50Ω transmission
line with a 50Ω terminating impedance on a 50Ω Smith chart. The clockwise rotation can
clearly be seen, however the second harmonic comes back inside the smith chart.
Replacing the terminating broadband load at the end of the transmission line with an
ideal filter as shown in figure 4.27, the impedance seen at the second harmonic can be
reduced. This shows how a transmission line terminated with a simple low pass filter is
an extremely effective class B/J matching network.
Figure 4.28 shows the network is robust in the presence of low amounts of parasitic
degeneration. Looking at the Igen impedances beyond a simple parasitic network shows
the relationship of anti-phaseZ1F0 andZ2F0 is maintained. The shift in matching impedances
can be corrected by suitable modification of the filter, which is also capable of inverting
the curvature of the Z1F0 trace (from convex to concave).
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Figure 4.27: Mapping the effect of changing the transmission line terminating impedance
at the second harmonic.
Figure 4.28: Introducing a simple transistor output parasitic network.
4.6.2 Demonstrator A: De-embedding and Optimum Network Design
Using a Cree CGH40010F 10W Gallium Nitride device, a circuit was designed based on
the selected topology (Figure 4.29). The circuit targeted a fundamental band of 2−3GHz
and was tuned to optimize ZF0 whilst minimizing the real part of Z2F0. The reactance
ratio between fundamental and second harmonic as specified by classical class B/J theory,
was relaxed to achieve minimal Re[Z2F0].
The final network was tuned to incorporate the device output parasitics, thus the size
of the transmission line was reduced from the theoretical 180 degrees phase length. The
drain terminal de-embedding network schematic is shown in Appendix .2. A surface
mount inductor was used to supply the drain bias.
S parameters of the packaged and unpackaged die were freely available from the
device manufacturer. By converting to ABCD matrices and applying simple matrix manipulation,
S parameters blocks for the package parasitics were extracted. The final de-embedding
step involved the use of an ideal inductance to model the bond wire, a wide section of
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Figure 4.29: Ideal Matching Circuit (device drain at port 1).
Figure 4.30: Matching impedances, simulated at the Igen plane showing Z1F0 from
2-3GHz and Z2F0 from 4− 6GHz. Photograph of demonstrator A on right.
transmission line to model the bonding pad and an ideal capacitance to model the device
drain source capacitance. While this simple technique proved acceptable at the low GHz
frequencies targeted by this design, the degree of error will be unacceptable at higher
frequencies. Ideally, the cold FET parasitic extraction technique would be used to model
the parasitics. The lack of an available device fixture prohibited use of this technique. A
commercially available large signal device model provided by Cree was used to verify the
simple de-embedding network.
The simulated Igen waveforms as extracted using the de-embedding (shown in figure
4.31) confirmed the hypothesis of a voltage controlled current source. Both voltage
and current were non-negative for the whole of the cycle. The voltage waveform did
not violate the knee voltage condition and the waveforms showed clear similarities to
theoretical class B/J.
As important to η as the correct impedance environment, is minimization of the loss
of the matching circuit; shown in figure 4.32. Careful attention was paid to the tuning
of the filter to ensure the cut off frequency remained acceptably above the maximum
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(a) Dynamic load line across frequency
(b) Igen IV waveforms showing managed interaction with the knee
Figure 4.31: Simulated Igen Dynamic load lines overlain on the simulated DCIV traces
(a) and IV waveforms (b) across the operating band. Input power was 29dBm.
fundamental frequency of operation and the use of lossy surface mount components was
minimized. A small amount of roll off with frequency was observed both in simulation
and later in measurements.
As previously stated, clipping contours predict a large degree of flexibility in the
Z2F0/Z1F0 reactance ratio. Figure 4.33 shows how this ratio was allowed to vary over
the targeted fundamental frequency range, compared to the ideal class B/J ratio.
Key to the design of this network was the second harmonic clipping contour tool.
Variation in Z2F0/Z1F0 reactance was permitted to the extent that the clipping contour
condition was not strongly violated. The design targeted high η, thus some violation of
the clipping contour was deemed acceptable.
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Figure 4.32: Simulated matching network loss (including parasitic network).
Figure 4.33: Simulated ratio of Z2F0/Z1F0 reactance, showing the ideal class B/J value
overlain.
Figure 4.34 shows that a small reduction in fundamental impedance (compared to the
predicted RL) produced enough design space at the second harmonic to allow the circuit
to follow the clipping contour.
The circuit was fabricated using a Rogers Corporation RT5880 duriod substrate (508mm
thick) with a thick clad aluminium back coating for physical robustness and optimal
thermal performance.
The output matching network did not use external capacitors to maximize the circuit
Q and attempt to reduce fabrication variation due to human error.
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Figure 4.34: The clipping contours calculated over frequency from the simulated output
matching networks Igen impedances.
4.6.3 Demonstrator A: Measured Results
All of the following results are measured with an input power of 29dBm, a drain voltage
of 28V and a gate voltage of−2.8V . Simulated results come from the Cree CGH40010F
AWR model.
The circuit achieved at least 8.5W output power (Figure 4.35) over the whole of the
design band and a maximum output power of 10.4W at 2.8GHz. The power appeared to
roll off above 2.9GHz. The performance extended well below the design band, suggesting
the efficacy of the selected topology.
Drain efficiency followed the trend of output power, with a nominal value of 60% from
1−2.9GHz. The predicted value shown in figure 4.36 was calculated using an extremely
simple knee model.
Ik(θ) = I(θ) ∗ log2
(
V (θ)
V knee
+ 1
)0.71
(4.32)
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Figure 4.35: Measured output power versus frequency for a constant input power
(29dBm).
Figure 4.36: Measured η versus frequency for a constant input power (29dBm).
This knee model was applied to the current waveform if the clipping contour algorithm
predicted the voltage would clip the current. Both waveforms were then passed through
the Fourier transform and the efficiency was calculated, demonstrating once more the
power of the clipping contour tool and the importance of avoiding major current waveform
modulation in achieving high efficiency operation.
Previous work has shown this device capable of up to 70% η under certain conditions
[113]. This design was rather conservative with the selection ofRL to expand the clipping
contour design space, thus limiting the efficiency that could be achieved. A higher value
of RL would generate less output power because of the lower Imax, but would enable
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a lower minimum voltage and correspondingly a higher efficiency. This highlights the
importance of choosing an appropriate RL value to achieve optimal performance.
Figure 4.37: S21 at a constant input power (29dBm).
Large signal gain is also high for the device (figure 4.37), an advantage of operating
in a (nominally) uncompressed mode.
Figure 4.38: Measured ACPR with single carrier WCDMA at a constant input power
(29dBm). No attempt has been made to linearise the circuit.
Figure 4.38 demonstrates a representative linearity measurement with a 5MHz single
carrier WCDMA signal (3.84chips/s, 0.22 raised root cosine filter). The presented numbers
are raw figures from the device without any attempt at linearisation. The amplifier shows
a nominal ACPR 30dB below the carrier frequency from 1− 3GHz.
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Due to the wide bandwidth of the device, two separate pre-amplifiers were necessary,
Pre-amplifier A was used to measure 1 − 2.5GHz and Pre-amplifier B above 2.5GHz.
Figure 4.38 shows separate traces for each of the pre-amplifiers. Pre-amplifier B degraded
the signal slightly more than Pre-amplifier A, consequently the true linearity figure of the
clipping contours amplifier may be lower.
4.6.4 Demonstrator B: Violating the Clipping Contour
A similar amplifier (shown in figure 4.39) was built, this time violating the clipping
contours condition at both the top and bottom of the band.
Figure 4.39: Clipping contours demonstrator B. Igen impedances from 2 − 3.5GHz for
Z1F0 is shown on the left, as well as harmonics. Z2F0 shows a large real component both
at the lower and upper band edges. Circuit photo on right.
This second demonstrator circuit used a 20Ω resistor in the output matching network
to induce loss at the second harmonic, whilst keeping Z1F0 flat and maintaining low loss.
This design strongly violated the clipping contour line at both the lower and upper
edges of the design bandwidth as shown in figure 4.40. It was expected to see degradation
in performance at the upper and lower edges and a peak in performance mid band.
Figure 4.41 shows the strong correlation between the clipping contours theory and the
measured results. Both upper and lower band edges experience a significant reduction in
performance. The performance at the mid band peak was better than demonstrator A; this
is largely attributed to a marginally lower matching network loss.
4.7 Third Harmonic (Class F/J) Clipping Contours
This section is included here as a continuation of the class B/J contours. As stated in
section 4.4.1, the class B/J clipping contours are valid only when
∑∞
n≥3 vn = 0. It
is important to remain aware that various other potent factors will influence amplifier
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Figure 4.40: Clipping contours from demonstrator B’s simulated Igen impedances.
Figure 4.41: Measured and predicted (from clipping contours and (4.32)) η for
demonstrator B. Note the narrower frequency scale to figure 4.36.
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performance when approaching saturation, gate waveform effects, non-linear parasitics
and non-linear transconductance to name but a few.
The significant effect of third harmonic voltage on PA performance is however not
denied by this author and is well attested to in literature by class F, Continuous class F
(Class F/J) and other modes. It should be possible to expand upon the clipping contours
voltage formulation (4.6) to incorporate a third harmonic component, perhaps incorporating
aspects of the class F/J formulation. The bulk of this chapter has focused on second
harmonic clipping contours and the search for a suitable voltage formulation, capable of
extending the principle to the third harmonic, has not yet been successful.
V (θ) = 1 +
∑
n=1,2,3
Vnr cos θ + Vnq sin θ (4.33)
We can describe the task of finding “zero grazing” waveforms in terms of an optimisation
algorithm, attempting to optimise the coefficients of (4.33) so that the global minima of
all the generated waveforms equal zero. This is not a trivial task due to the presence of
multiple roots and the high dimensionality of the search space (6 dimensions, real and
imaginary for each of the three harmonics).
Fortunately, algorithms do exist which are able to cope with optimisation of high
dimensionality search spaces containing multiple local minima. The “Tribes” particle
swarm optimisation algorithm (PSO) was chosen to accomplish this task. The basic third
harmonic clipping contour generation method uses Tribes PSO in a nested fashion as
follows,
1. Decide on four fixed voltage values, usually the first and third or first and second
harmonic voltages and randomly initialise the search space for the remaining two.
2. Step the Tribes algorithm
(a) Run the Tribes algorithm, to calculate the global minimum value of the waveform
formed by the selected harmonic coefficients.
(b) If the global minimum is within a selected tolerance of zero, save the harmonic
voltages and move to step 3.
(c) If not, generate a new set of search space variables and repeat 2.
3. Count the number of algorithm runs, if less than a predetermined value, run again.
If not, stop and return all the matching harmonics which fulfilled the zero grazing
condition.
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This algorithm is much faster and more robust than alternative root finding algorithms
such as Newton Raphson, but it is still computationally intensive, taking up to a minute
per contour, and not practical for immediate integration into CAD design tools.
Figure 4.42: Third harmonic clipping contour method predicting the second harmonic
clipping contour.
If we consider a situation where v1 and v3 are fixed at v1 = 0.9 and v3 = 0 as shown
in figure 4.42, this method predicts the second harmonic clipping contour.
Figure 4.43: Sharpening of the contour corresponding to a rise in Re[Z3F0]. RL = 50Ω.
IncreasingRe[Z3F0] reveals an entirely new contour as shown in figure 4.43, representing
an extension to the clipping contour design space. As Re[Z3F0] increases it appears there
is a translation of some of the reactive freedom of the second harmonic clipping contour
design space into resistive freedom. Small amounts of second harmonic voltage seem
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to induce a larger resistive non-clipping area with relatively little reduction in reactive
freedom, suggesting Z3F0 levels approximately equal to RL may indeed be beneficial in
reducing matching network sensitivity and the higher harmonic short circuit condition, so
sought after by many in the switched mode community, may indeed be degenerative.
Figure 4.44: Trading off Z2F0 freedom for greater ZF0 and hence power and η. RL =
50Ω.
The user can choose to utilise this extra design space in a number of ways. By
choosing a higher value of ZF0, the second harmonic design space decreases drastically
(figure 4.44). The positive impact of a larger v1r is of course greater power and efficiency,
as is well documented by the class F mode of operation which represents the “maximally
flat” condition where the third harmonic clipping contour collapses to a singular point.
Figure 4.45: Introducing Im[ZF0].
Of course, the generation method is not restricted to purely real values of ZF0 and
Z3F0. Introducing a degree of reactive ZF0, as shown in figure 4.45, shifts the third
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harmonic matching space to the opposite side of the smith chart creating a “shark fin”
shape.
Figure 4.46: Introducing Im[Z3F0].
Exactly the same effect occurs when the third harmonic voltage is shifted off the real
axis as shown in figure 4.46, generating another type of shark fin effect. Interestingly, this
time the movement of the non-clipping region is towards the reactance of Z3F0, not away
from it as in the previous cases.
(a) Smith chart view (b) Corresponding waveforms
Figure 4.47: Using Im[ZF0] to reduce the peak voltages induced by non-zero Im[Z3F0].
Case 1: ZF0 = 50Ω, Z3F0 = 200Ω. Case 2: ZF0 = 50 + j10Ω, Z3F0 = 200 + j150Ω.
The unfortunate side effect of pushing the non-clipping space into highly reactive
regions of the smith chart is, as documented in section 4.2, the increase in the peak voltage
of the generated waveforms. This can be reduced, not only by favouring lower values of
Im[Z2F0] within the non-clipping space, but also by introducing Im[ZF0] of the same
107
Section 4.7: Clipping Contours : Third Harmonic (Class F/J) Clipping Contours
sign as the Im[Z3F0] already present, see figure 4.47. This remedy can only be applied to
a certain extent as the resulting clipping space gradually “thins”, showing it is not without
compromise.
4.7.1 Load Pull Verification
An RFMD 0.3µmGaAs pHEMT transistor was used to conduct a preliminary investigation
into the validity of the third harmonic clipping contours theory.
Figure 4.48: Picture of the GaAs pHEMT.
The device, shown in figure 4.48, was fully monolithic with integrated probe launches,
enabling a high degree of de-embedding accuracy. The feed lines were de-embedded by
measuring a “back to back” launch structure and performing a matrix square root on the
ABCD matrix. The intrinsic de-embedding circuit was provided by Selex Luton. As
a result of the accurate de-embedding these measurements were performed at a higher
frequency, 6 and 8GHz for the various measurements.
(a) Smith chart view (b) Linear plot
Figure 4.49: Z2F0 sweep at the edge of the smith chart, de-embedded to the Igen plane,
showing the increased sensitivity to Im[Z2F0] mismatch when Z3F0 = 8RL. RL = 84Ω,
F0 = 6GHz.
Figure 4.49 shows a 6GHz measurement, sweeping Im[Z2F0] about a short circuit.
The sweep is repeated with Z3F0 at 0RL and the again at 8RL, showing greatly increased
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coupling between Im[Z2F0] and η, as predicted by the “thinning” of the third harmonic
clipping contour shown in figure 4.43. As expected, due to the increase of Z3F0 and
hence a larger v3F0, the 8RL sweep achieved a higher peak efficiency (both sweeps
were operating with a degree of compression, necessary to excite interaction with the
boundaries of device operation, the basis for the clipping mechanism).
Figure 4.50: Increased interaction with the current waveform due to clipping.
Figure 4.50 plots the same data as shown in figure 4.49, but this time extracts I3F0/IF0
for each sweep. It is clear from this data that the short circuited Z3F0 sweep is strongly
in compression, displaying a large I3F0 value (which, for a half wave rectified sinusoid
containing no odd harmonics, should be close to zero). As expected the Z3F0 = 8RL
sweep has the ability to accommodate a larger VF0 without clipping the current (due to the
“squaring” effect of V3F0, also seen in class F) and hence has a very low level of I3F0 when
Im[Z2F0] equals zero. As Im[Z2F0] increases, the current waveform begins to acquire
increased levels of I3F0, suggesting clipping is taking place, indicating as predicted, a
“thinned” clipping region. This contrasts with the Z3F0 = 0RL sweep which displays
almost no coupling between Im[Z2F0] and η.
Figure 4.51 shows waveforms from the two sweeps in the previous figures, restricted
to the purely real Z2F0 cases. The current waveform from the Z3F0 = 8RL sweep is
visibly less distorted; the unusual current waveform from theZ3F0 = 0RL sweep probably
indicates large levels of higher harmonics (i.e. greater than third) components being
incorrectly de-embedded due to inaccuracies in the de-embedding network or above the
harmonic resolution of the system (a maximum of 4 harmonics could be reliably captured
with this system) and hence is causing negative current at points in the cycle. A “squaring”
of the voltage waveform is also observed as expected.
Figure 4.52 contrasts with figure 4.51, highlighting the effect of the “clipping” seen in
the Z3F0 = 8RL sweep at high levels of Im[Z2F0]. The current waveform is clearly
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Figure 4.51: Current (Blue) and voltage (red) waveforms for Z3F0 = 0 and 8 RL.
Figure 4.52: Current (Blue) and voltage (red) waveforms for Z3F0 = 8 RL, with and
without high levels of Im[Z2F0].
deviating from the purer half wave rectified case seen at low reactance levels, again
suggesting that the Z3F0 = 8RL sweep crosses into the clipping from the non-clipping
region.
Finally, a contour plot was generated, this time at 8GHz by sweeping Z2F0 around a
short circuit at various levels of Z3F0. This was an initial attempt to induce the “thinning”
result predicted by theory, but this proved difficult to achieve with the results often occluded
by the necessity of having to adjust drive power as the squaring effect of the third harmonic
voltage moved the load line away from the knee region. As shown in figure 4.43, this
thinning is initially a subtle effect, requiring a large Z3F0 to induce a significant change.
Nevertheless, figure 4.53 does show some “thinning” of the η contours as Re[Z3F0]
increases, as predicted.
While this is not absolute proof of the validity of third harmonic contours in itself, this
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Figure 4.53: η swept versus Z2F0 with ZF0 = RL, RL = 84Ω and F0 = 8GHz.
evidence, plus the work done to prove second harmonic clipping contours, points strongly
towards third harmonic clipping contours being a valid theory able to provide designers
with a new, powerful design tool. More work certainly needs to be done to both prove this
theory and to produce a voltage waveform equation which can lead to a full closed form
solution of the third harmonic clipping contours.
4.8 Conclusions and Future Work
This chapter has introduced the concept of “clipping contours”, boundaries which represent
the transition between a harmonic impedance producing a waveform with a global minimum
above or below zero. These contours have been shown to be of great utility in PA design,
significantly reducing the requirement for arduous harmonic load pull.
A voltage waveform, extending the class B/J voltage waveform has been presented
in (4.6), which is able to fully describe a complete set of voltage equations for any
combination of fundamental and second harmonic impedance. (4.6) has been solved
for both a fixed v2F0 in (4.13) and vF0 in (4.24) yielding a closed form solution for
both fundamental and second harmonic clipping contours respectively. These clipping
contours have been plotted on the smith chart, analysed and discussed in the context of
PA design. Various current waveforms, easily generated by the transistor and commonly
found in literature, are used to perturb the clipping contours. The effects of current
waveform compression have also been investigated.
Load pull analysis corroborates the second harmonic clipping contours theory under
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a variety of ZF0 measurement states. The contour generation algorithms were integrated
into a CAD environment and used to demonstrate the full design flow of two separate
S band, 10W GaN RFPAs. One RFPA was designed to not violate the clipping contours
condition, and the other deliberately strayed into the clipping region. Consistent, wideband
power, η and linearity were shown only to be sustained by the amplifier that stayed within
the constraints of the non-clipping region.
Further work investigated the extension of the clipping contours theory to encapsulate
non-zero v3F0. Although no efficient method of generation by closed form method was
discovered, sophisticated optimisation algorithms were able to generate third harmonic
clipping contours, albeit slowly. These results were investigated with harmonic load pull
and evidence was presented, partially corroborating the theory. Further work is needed
to both generate a closed form solution and present further evidence to verify the third
harmonic clipping contours theory.
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Baluns are used extensively for the design of push-pull amplifiers at UHF and VHF
frequencies. UHF baluns typically use coaxial cables which do not scale easily to microwave
frequencies. This chapter seeks to advance the state of the art planar balun technologies
to take advantage of the benefits of the push-pull mode in designing extremely broadband
(greater than an octave), high η microwave PAs.
Balanced-to-unbalanced transmission line transformers, or baluns, have found extensive
use in RF and microwave circuits and systems, and as such have been the subject of
extensive research over several decades; this has resulted in many research papers and
hundreds of patents [167,172–174,177,215–217]. Throughout this period, it has become
widely recognized that “three-dimensional” (3D) baluns, usually built around a length of
co-axial cable, have many performance advantages over functionally “equivalent” planar
structures. This is a frustration and disincentive for designers working at GHz frequencies,
who seek to make use of the various advantages of differential circuit design that are
almost universally harnessed at lower frequencies.
This chapter reassesses the subject of planar balun design from the perspective of the
microwave RFPA designer and asks, “which is the optimal balun topology and technology
for designing microwave push-pull amplifiers”? Additionally, this work seeks to explain
balun operation in terms of simple transmission line theory and hence provide insight into
the design of an optimum balun for microwave, and specifically X band RFPA push-pull
operation.
Section 5.1 introduces a simple but novel extension to the method of balun analysis as
introduced by Marchand [167], which is able to model the effect of transitioning from a
3D to a single layer process. This extension is shown to reproduce with a high degree of
accuracy the effect of “trace separation” frequently observed in planar baluns.
Section 5.2 exploits this intuitive analysis to interpret the measurements of, and hence
compare examples of various balun topologies fabricated on a thin film Alumina substrate.
The conclusion of this work, presented in section 5.3, is the design of an “optimal”
Alumina balun intended for use in a wideband, high efficiency push-pull amplifier.
Finally section 5.4 applies this analysis to MMIC processes and more complex multi-layer
structures, presenting some initial measured results which are used to project expected
optimal performance figures.
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5.1 Modelling Planar Baluns
The analysis of planar coupled structures can be, and often is extremely complicated.
The capacitive coupling between the conductive strips and ground is complicated by
non-uniform material properties, manufacturing variations and complex fringing fields.
First pass design attempts often rely heavily on full wave EM simulations to attempt to
model these effects. The goal of this work was not necessarily to be able to achieve first
pass designs, but to be able to accurately compare balun structures in a rigorous manner
independent of topology and technology so as to make a robust electrical comparison and
also to investigate novel topologies.
(a) Examples of 3D UHF cable baluns (ruthroff
topology).
(b) Functionally equivalent planar structure (full
Marchand topology).
(c) Marchand suggested schematic. (d) With the addition of Zinner.
Figure 5.1: Simple Balun schematic with the addition of Zinner, the parasitic inner
transmission line to ground.
A planar equivalent circuit derived from the coaxial equivalent circuit introduced by
Marchand (figure 5.1(d)), will have a significant new feature not observed in cable balun
responses, due to an additional parasitic transmission line that is formed between the inner
strip conductor and ground.
This gives rise to the widely observed phenomenon of “trace separation”, which much
frustrates PA designers who seek a well-balanced amplitude response for push-pull PA
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design in order to operate both devices at their optimal efficiency.
(a) Trace separation and bandwidth degradation.
(b) The effect of Zinner on trace separation at the quarter wave
frequency.
Figure 5.2: The effect of increasing Zinner on the circuit shown in figure 5.1(d).
Zouter=100Ω, Z0=50Ω.
A typical response is shown in figure 5.2, based on the schematic shown in figure
5.1(d). It can be seen that even values of Zinner over 400Ω can cause almost 1dB of trace
separation, causing a serious imbalance over the entire bandwidth. The inclusion of the
Zinner TL is essential to correctly model planar balun structures.
It has long been recognized that the need to increase the effective value of Zinner can
be addressed by using a 3-strip structure (with two “outer” strips shielding a single “inner”
strip) [179,217]. For a planar structure, if the inner strip is kept very narrow and the gaps
as small as possible (typically 20µm), the under-lapping fields from the outer strips will
partially shield the inner strip from ground and considerably increase the effective value
of Zinner. Consequently, the 3-strip structure has become the usual default choice for
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planar balun designs.
Clearly, Marchand [167] did not consider the detrimental effects of this extra “inner
to ground” TL due to the use of an entirely co-axial configuration, where the inner
conductor is isolated from the global ground. However, it is one of the main results
of the present work to show that a planar Marchand configuration can actually cancel out
the trace separation effects, and this benefit can be obtained even for non-optimum, but
realizable, values for the OCSS impedance Zstub. This analysis will now be presented in
the following section.
5.1.1 Compensating for Zinner
This section presents a novel analysis method for planar baluns, with a particular focus
on the trace separation problem that usually arises when adapting co-axial structures to
a planar format. It is not intended to be a general analysis, which have in any case been
previously published [164,218]. Another differentiating factor between this new analysis
and previous work is that a more intuitive circuit model referencing physical impedances
is used for the various TLs and coupled TLs, rather than a physical model based on modal
considerations.
Figure 5.3: Simplified basic balun with parasitic Zinner and Zouter.
Figure 5.3 shows a simplified schematic for the analysis of the basic planar balun
shown in figure 5.1(d). The balun TL is again modelled as a 4-terminal TL with characteristic
impedance Z0, and the TL formed between the outer strip conductors and the ground
plane are modelled as a SCSS with characteristic impedance Zouter. The transmission
line formed between the inner strip conductor and ground is modelled as another TL in
parallel with the inner strip which has characteristic impedance of Zinner.
The structure is terminated with a balanced load of “matched” value Z0 (Z0/2 either
side of the ground), and is excited by a voltage V at the unbalanced input. Two simplifications
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are made in order to steer the analysis towards the desired goal of quantifying the trace
separation effect: (a) the analysis is initially restricted to the centre frequency, that is the
frequency at which all of the TLs become a quarter wavelength, and (b) the effect of
an input source impedance is omitted, so that the voltage V is that which would result
from an input generator having a specific internal impedance. As shown in figure 5.2(a),
simulation of this circuit indicates that trace separation is a phenomenon that is inherently
broadband, so it is a worthwhile simplification to consider this effect only at the centre
frequency.
Initially we can note that at the quarter wave point, Zouter presents an open circuit to
the outer balanced load, and thus can be easily eliminated from further analysis. Furthermore,
it can be noted that the voltage source can be effectively split between the Z0 and Zinner
lines, resulting in a division of current (figure 5.4).
Figure 5.4: Removing Zouter and splitting the voltage source.
The two transmission lines can now be seen to act as impedance inverters, transforming
the feeding voltage sources into current sources with infinite internal impedance (Norton
equivalent circuits).
Figure 5.5: Norton equivalent circuit of figure 5.4.
The circuit of figure 5.5 is now a trivial piece of analysis, and it is straightforward to
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show that the ratio of the two output load voltages, Vinner and Vouter, is given by
Vinner
Vouter
=
Z0 + Zinner
−Zinner (5.1)
Equation (5.1) thus quantifies the trace separation effect, and simple substitution of
Z0 values quickly reveals an asymmetry that is critically sensitive to Zinner/Z0 values that
are anywhere close to unity. The effect persists to a few tenths of a dB even when this
ratio is a factor of 100, as shown in figure 5.6.
Figure 5.6: The effect of Zinner on Voltage imbalance from (5.1).
This simple equation represents a fundamental step forward in the analysis of planar
microwave baluns and has, to this author’s knowledge, has never before been published.
A similar approach can be applied now to the full Marchand balun, albeit with some
considerable extra complexity. Studying figure 5.7(a), it is clear that the simplification
shown in figure 5.5 can be reapplied to the LHS. This process is detailed in Figure 5.7.
The two TLs shown in figure 5.7(d) are now operating as a current divider. If the current
A can be made equal to the current from the imbalance current generator, the unbalancing
current can be eliminated from currents B and thus C. The circuit equations can thus be
solved to give.
B =
V
Z0
=
Zstub,inner(V/Z0 + V/Zinner)
Zstub,inner + Zstub
(5.2)
Z0
Zinner
=
Zstub
Zstub,inner
(5.3)
This is a remarkable and highly significant result for practical design purposes. For
example, if we make two identical structures for the balun and stub structures, the condition
of (5.3) will be automatically met, and there will be no trace separation. But typically, Z0
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(a) Full Marchand schematic with both inner and outer parasitic TLs shown.
(b) Removing the Outer transmission lines reveals the similarity of the LHS to
Figure 5.4.
(c) Applying the voltage to current source transformation shown
in figure 5.5.
(d) Rearranging the schematic to show the current division
relationship.
Figure 5.7: Full Marchand circuit with parasitic TLs before an after applying the
simplification from figure 5.5.
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will be 50Ω, which is some way higher than the likely optimum value of Zstub as given
by (2.21).
5.2 Alumina Balun Topology Study
A number of balun topologies as described in the literature have been fabricated on a
10mil (254µm) thick alumina substrate. This study sets out to identify the state-of-the
art topology available on single layer thin film technology. It was assumed, given the
prevalence of coupled line baluns in published literature, that these structures would
provide the optimal solution; however, the variety of manufacturing methods and topologies
reported does not allow for a clear direct comparison. This section aims to perform an
unbiased comparison of a small selection of prominent balun topologies. The ideal balun
will minimise loss and maximise bandwidth whilst presenting appropriate impedance
terminations to both the balanced and unbalanced ports.
5.2.1 “Zhang” Balun
This structure, unlike typical coupled line baluns, avoids the need to fabricate tightly
coupled lines and was introduced in [219]. A power splitter and a 180◦ phase shifter are
used to achieve both the phase and power split characteristic of an ideal balun.
(a) Schematic, taken from [219]. (b) Picture of the probeable test structures
laid out on the Alumina substrate.
Figure 5.8: The Zhang balun power splitter and phase shifter.
This simple structure was implemented in two sections, with the intention of using a
surface mount drop-in Wilkinson power divider to achieve the power split. Commercially
available power dividers can be purchased with better than 0.5dB insertion loss from
3− 10GHz. The two halves of the balun were measured separately and combined in the
simulator using an ideal power splitter model with 0.75dB of loss.
Figure 5.9 demonstrates the Zhang structure exhibiting useful bandwidth from 4 −
10GHz, given a lossy but otherwise ideal Wilkinson power splitter. The loss however is
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(a) Linear Transmission and port match. (b) Measured odd mode at the
fundamental (solid) and even mode
at the second harmonic (dashed) balanced
S parameters.
(c) Phase split between the balanced ports.
Figure 5.9: The Zhang balun measured results. Port 1 is the unbalanced port and port 3 is
the port with the 180◦ phase shifter.
relatively high, approaching 2dB for the structure as a whole, which for an RFPA would
result in an efficiency reduction on the order of a third. The structure is well matched at
all ports, better than 9dB at the balanced ports and 12dB at the unbalanced port. The even
mode impedances at the phase shifter port are pushed towards highly reflective regions
of the smith chart as a result of the SCSS elements in the phase shifter. This benefit
largely depends on how the phase shifter element is implemented and is not necessarily
guaranteed by the topology. The better than 25◦ phase split shown in figure 5.9(c), may
be optimised by improving the phase shifter; the original paper cited similar results over
a similar FBW, but with significantly better phase balance over bandwidth less than an
octave.
121
Section 5.2: Planar Baluns for Push-Pull Amplifiers : Alumina Balun Topology Study
5.2.2 Lange Coupler Balun
It is possible with the use of canonical coupled line sections to adapt Lange coupler
sections to function as baluns [220]. As with the Zhang balun, a power splitter is required
to feed power into the two Lange sections, but the phase shift function in this structure is
performed by coupled line sections.
(a) Schematic. (b) Probable test structures laid out on 10mil
Alumina substrate.
Figure 5.10: The Lange balun power splitter and phase shifter.
An open and short circuited section are attached to the two output ports of a wideband
power divider. The two sections act as ±90◦ phase shift sections, producing the required
overall 180◦ phase shift.
The Lange couplers laid out on the test Alumina tile failed due to problems with
fabrication. Simulated results show the structure to be capable of a similar bandwidth
to the Zhang balun with a similar amount of loss, approximately 1.5dB. The simulated
phase split between the two balanced ports shows a lower ripple than the Zhang balun
over the full bandwidth, and the structure additionally has the ability to present highly
reflective impedances at the second harmonic to the balanced ports, albeit for a narrower
bandwidth. This is due to the Lange baluns approaching a half wavelength mid-band at
the second harmonic and the balanced ports seeing the open and short circuit connections
respectively. This difference in the harmonic matching environment could cause pose
problems in push-pull amplifier design depending on how the selected transistor technology
tolerates “inverted” modes of operation.
5.2.3 “Via” Balun
Structures which modify the ground plane to reduce both the narrow banding effect of
Zouter and that ofZinner, sometimes referred to as defected ground structures, are common
in published literature. These structures are also frequently reported to minimise “eddy
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(a) Linear Transmission and port match
(simulated).
(b) Linear Transmission and port match
(measured, erroneous).
(c) Simulated odd mode at the
fundamental (solid) and even mode
at the second harmonic (dashed)
balanced S parameters.
(d) Phase split between the balanced ports.
Faded trace is simulated and dark trace (bottom
left is measured.
Figure 5.11: The Lange balun simulated and measured results. Port 1 is the unbalanced
port and port 3 is the port with the short circuited Lange coupler.
currents” in spiral coupled inductors. The performance benefit in many of these cases at
microwave frequencies may be more correctly interpreted with transmission line theory.
These structures are rarely practical for commercial applications, which must be packaged
with a close and well defined ground plane. In PA applications this ground plane is
essential as a thermal as well as an electrical ground path.
Via baluns are a quasi 3-D interpretations of a coaxial cable, implemented on a planar
substrate. The structure is a mix of co-planar waveguide and microstrip with the back
metal patterned and via holes used to provide additional shielding of the inner conductor
to ground. In this way the inner conductor can be very effectively shielded from the
ground plane.
The via balun can be effectively modelled using the planar transmission line model
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(a) 3D view (b)
Top
down
schematic
Figure 5.12: The via balun 3-D layout. Widths: Inner=150µm, Gaps=100µm,
Length=5mm.
Figure 5.13: Picture of the fabricated via balun.
developed in section 5.1.1. Reported work in the literature has demonstrated 4:1 bandwidth
on a low dielectric substrate, with the addition of a 7:1 impedance transformation ratio
by adding tapered transmission line impedance transforming sections to the balanced
ports [164]. The Alumina tiles used here had a higher dielectric constant and were thinner
than in the reported work, hence lower performance than this was expected. In addition
the ground defected structures had to be measured on a conducting metal chuck, so an
arbitrary layer of polymer insulation was added to minimise coupling between the isolated
and non-isolated ground sections through the grounded chuck.
Figure 5.14(c) shows the equivalent circuit model fitted manually to the measured
data and figure 5.14 shows the measured and simulated via balun results. The Cbal
capacitor attempts to replicate an error in the balanced port de-embedding, which is
extremely sensitive to errors. Even with this crude de-embedding method, the equivalent
circuit shows good agreement with the measured data. Of particular note is the high
value of Zinner, resulting in the structure possessing no visible trace separation. Simple
transmission line equations predict that a standard microstrip line on the substrate would
need an unrealistic width (a fraction of a µm) to achieve a characteristic impedance of
this order. The Zouter value is however high due to the limited ground removal on the
backside which maintained a high coupling between the outer and ground. Although this
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(a) Equivalent circuit modelling the measured
transmission and port match data.
(b) Phase split between the balanced ports.
(c) Equivalent circuit schematic as simulated.
Figure 5.14: Measured and simulated via balun transmission properties.
could be improved, a value above 100Ω would be unrealistic due to packaging and circuit
integration limitations, limiting the potential useful bandwidth of the via balun topology.
5.2.4 Basic 3-wire Balun
The fabricated 3-wire structure shown in figure 5.15 was modelled manually with the
planar equivalent transmission line model. Unlike the via balun which provided high
shielding between the inner conductor and ground and benefited from the additional
“broadside” coupling between the inner and isolated ground section, the 3-wire balun
requires tight gaps between the inner and outer lines to achieve a Z0 value of 50Ω. This
structure will also suffer from higher loss due to the thin inner line and the imbalance
cased by the comparatively low values of Zinner.
Figure 5.16(b) shows the measured versus modelled transmission properties of the
fabricated 3-wire balun shown in figure 5.15. Significant trace separation exists, greater
than 1dB between the two balanced ports at the centre frequency. Even with a Zinner
value approaching 400Ω, this amount of imbalance would be detrimental to a push-pull
amplifier. In addition, the loss of the structure is significantly larger than the via balun as
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(a) Picture of fabricated 3-wire circuit.
(b) Layout of the measured 3-wire defining the line and gap width names. Widths:
Inner=25µm, Gaps=20µm, Outers=125µm, Length=4562µm.
Figure 5.15: 3-wire Balun Picture and schematic.
(a) Equivalent circuit schematic. (b) Equivalent circuit modelling the measured
data.
Figure 5.16: 3-wire balun equivalent transmission line model.
a result of the thin inner conductor. It is important to note however that this structure does
not require patterned ground planes and is as a result relatively simple to implement on
single layer planar substrates.
The via, Lange and 3-wire baluns provide some benefit to the high efficiency push-pull
amplifier designer in that the second harmonic impedance is highly reflective for a portion
of the bandwidth. The coupled line baluns are however the only structures which provide
an impedance transformation benefit to the designer, fixed at a ratio of 2:1. This makes the
coupled transmission line baluns of particular interest to designers seeking high efficiency
and high power over a wide bandwidth.
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(a) Measured odd mode at the
fundamental (solid) and even mode at
the second harmonic (dashed) balanced
S parameters.
(b) Phase balance (measured - solid, simulated - dashed).
Figure 5.17: 3-wire balun phase balance and balanced port even and odd mode
impedances.
5.2.5 Full Marchand Balun
Figure 5.18: Picture and layout of the fabricated circuit. Widths: Inner=25µm,
Gaps=20µm, Outers=125µm, Lengths=4562µm.
The full Marchand balun as implemented here can be viewed as an extension of the
3-wire coupled line baluns, with the addition of two compensating stubs. This initial
attempt a full Marchand balun was a replica of the 3-wire structure shown in section
5.2.4, mirrored about the central axis. This should allow an accurate comparison and
discussion of the benefits of the Marchand versus the simple 3-wire topology.
It has been shown in section 5.1.1 that the full Marchand Balun has the ability to
eliminate trace separation by compensating for both parasitic inner and outer transmission
lines. Figure 5.19(a) shows the values for Zouter and Zinner are identical to the 3-wire
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(a) Equivalent circuit schematic as simulated. (b) Equivalent circuit modelling the measured
transmission and phase split data.
Figure 5.19: Full Marchand balun equivalent transmission line model.
balun, as would be expected from the identical physical dimensions. The extra metallisation
contributes some additional loss, as a result the overall loss is higher than that of the 3-wire
balun.
(a) Measured odd mode at the
fundamental (solid) and even mode
at the second harmonic (dashed)
balanced S parameters.
(b) Full Marchand balun phase balance
(measured-solid, simulted-dashed).
Figure 5.20: Full Marchand balun equivalent transmission line model.
A second major advantage of the full Marchand over the 3-wire balun is, given the
fulfilment of (5.3), the complete elimination of all aspects of imbalance at the balanced
ports (impedance, amplitude and phase), even in the presence of low values ofZinner. This
is demonstrated in figure 5.20 and 5.19(b) which show no amplitude, phase or impedance
imbalance between the two balanced ports. This almost perfect balance is most likely
the reason that this structure is so frequently employed for antenna applications. Existing
work on microwave push-pull amplifiers often employ the full Marchand structure, but
without access to both (5.3) and (2.21), do not demonstrate the full performance benefit
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of this structure.
5.2.6 Marchand Lite Balun
The Marchand Lite (MLite) represents a compromise between the 3-wire balun and the
full Marchand. By utilising only the SCSS compensating line, the Marchand Lite is able
to maintain a highly reflective even mode impedance at the inner line balanced port (P2)
and reduce trace separation at the band edges, whilst forgoing the ability to eliminate the
effects of trace separation at the centre frequency.
(a) Layout schematic. (b) Picture.
Figure 5.21: Marchand Lite balun. Widths: Inner=25µm, Gaps=20µm, Outers=125µm,
Stub=250µm, Lengths=4325µm.
(a) Equivalent circuit schematic as simulated. (b) Equivalent circuit modelling the measured
transmission and phase balance data.
Figure 5.22: Marchand Lite balun equivalent transmission line model and amplitude
balance.
The Marchand Lite balun constructed here, as with the full Marchand structure, replicates
the dimensions of the 3-wire balun on the left hand side. The compensating stub has been
sized so as to posses a characteristic impedance roughly equivalent to the Zouter value
of the 3-wire balun. The resulting balun shows, not only a reduced trace separation at
the band edges, but also improved bandwidth versus the 3-wire. The equally balanced
amplitude traces (equal profile versus frequency but with noticeable separation) show that
the width of the compensating stub has been correctly chosen to compensate for Zouter
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such that Zouter ≈ Zstub. The Marchand Lite balun does not eliminate the mid-band trace
separation, but contributes less loss than the full Marchand structure.
(a) Measured odd mode at the
fundamental (solid) and even mode
at the second harmonic (dashed)
balanced S parameters.
(b) Full Marchand balun phase balance
(measured-solid, simulated-dashed).
Figure 5.23: Marchand Lite balun balanced impedances and phase balance.
The trace separation between the two balanced ports betrays the underlying impedance
imbalance, as shown in figure 5.23(a). This impedance difference is not as large as that
displayed by the 3-wire structure, but neither is it as small as that of the full Marchand.
The particular structure whose measurements are displayed in this section was fabricated
on a separate (but identically specified) tile to both the 3-wire and full Marchand structures
and as a result of manufacturing variation had a slightly different gap width. This resulted
in the structure having a slightly lower Z0 value, closer to 50Ω. This only partially
accounts for the increase in bandwidth but fully explains the improved unbalanced port
reflection coefficient.
5.3 Optimal Alumina Balun
The previous section highlighted the advantages of the coupled line baluns over Lange
and non-coupled line phase shifter structures. Coupled line baluns provide not only
a 2:1 impedance transformation and a low loss power combining technique, but also
have the ability to present a highly reflective impedance to the second harmonic, whilst
simultaneously matching the fundamental over greater than octave bandwidths.
The various fabricated coupled line structures and their respective electrical equivalent
schematics are compared in table 5.1. Note that these metrics are specific both to the
Alumina technology and the dimensions of the given baluns. The via balun clearly
virtually eliminated trace separation at the quarter wave frequency by shielding the inner
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Structure Name Loss (dB) FBW (%) Trace Sep.
(dB)
Impedance
Imbalance
Phase
Imbalance
Via 0.3 ≈ 70 0.1 Good midband Poor
3-wire 0.5 ≈ 85 1.1 Good midband Poor
Marchand Lite 0.5 ≈ 130 1.1 Good Excellent
Full Marchand 0.75 ≈ 100 ≈ 0 Excellent Excellent
Table 5.1: Comparison of electrical equivalent circuits of the coupled line baluns
introduced in section 5.2. FBW - Fractional Bandwidth.
line from ground. A modified “via Lite” balun combining the highZinner and the balancing
properties of a compensating stub would be a near ideal candidate, assuming the Zouter
value of the Via balun could be increased by modifying the ground plane further. The via
structure is however incompatible with most mounting and packaging methods commonly
used in RFPA design, and as a result is discounted at this stage.
The full Marchand structure, unlike the other coupled line structures discussed in
this chapter, is able to virtually eliminate trace separation over a wide bandwidth. It
accomplishes this without requiring impractical processing steps, but with the disadvantage
of slightly higher loss. It is proposed that this structure represents the best topology for
pursuing an “optimal” balun on Alumina for RFPA push-pull applications.
The next step in designing the optimal balun will be to select the balun dimensions so
as to maximise the bandwidth of the balun structure whilst simultaneously maintaining
the amplitude and impedance imbalance performance. In order to build a structure that
attempts to satisfy both (2.21) and (5.3), it must simultaneously reduce both Zstub and
Zstub,inner from the measured equal full Marchand values, whilst maintaining a high
Zouter and Zstub,outer to maximize bandwidth. As a first step, it was decided to transition
to a thicker 15mil Alumina substrate to simultaneously minimise the parasitic coupling
to ground and maximise the inner trace widths without incurring increased parasitics.
The effect of moving to a thicker substrate can be quantified by comparing two identical
Marchand Lite structures fabricated on the two substrate thickness’s. Observation under
a high powered microscope confirmed that the two structures were fabricated with low
gap and width variance. As a result, direct comparison was possible by comparing the
equivalent circuit models of the two structures.
Substrate Z0(Ω) Zinner(Ω) Zouter(Ω) Zstub(Ω) Loss (dB)
10mil 48 400 50 50 0.5
15mil 48 500 60 57 0.45
Table 5.2: Comparison table showing the equivalent circuit characteristic impedance
values for the two MLite baluns of varying substrate thickness.
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(a) Balun
compared.
(b) Measured transmission traces.
Figure 5.24: Comparing the properties of two identical MLite baluns manufactured
on different substrate thickness’s. Widths: Inner=25µm, Gaps=20µm, Outers=125µm,
Stub=250µm.
Figure 5.24 shows the measured transmission properties of the two baluns, with the
thicker substrate results indicated by dashed lines. The balun fabricated on the thicker
substrate possesses a marginally wider bandwidth due to the increase in the parasitic
Zouter impedances.
Table 5.2 shows the equivalent circuit model parameters, extracted from the measured
data of the two MLite baluns, whose transmission traces are plotted in figure 5.24. As
predicted, the thicker substrate increases both the value of Zinner and Zouter whilst leaving
Z0 unaltered.
The full Marchand structure was then modified to reduce Zstub, by increasing the
number of fingers on the stub side from three to five. Whilst multiple fingered coupled
structures are not in themselves novel [179, 217, 221], the application of this technique in
applying a methodical approach to minimize trace separation in planar transmission line
baluns is to the best of this authors knowledge, a first.
The structure shown in figure 5.25, is called the “five finger stub, full Marchand”
(5F). The addition of an extra “centre” conductor results in increased coupling between
the inner and outer, lowering the Zstub impedance by effectively connecting two Zstub
lines in parallel. The physical dimensions of the inner conductors on both main and stub
sides of the structure are identical, therefore the Zinner and Zstub,inner values for each
physical line should be almost identical, maintaining the relationship stipulated by (5.3).
This structure was fabricated on the thicker 15mil (381µm) Alumina.
Figure 5.26 demonstrates conclusively the control of the trace separation by the value
of Zstub. By adjusting the stub gap width (see figure 5.25 for naming convention), it is
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Figure 5.25: Five finger structure schematic top and picture of one of the fabricated
circuits bottom. All dimension names relate to line or gap widths. Widths: Inner=35µm,
Gaps=20µm, Outers=125µm, Stub Gap=20µm, Stub Inner=30µm, Stub Outer=75µm,
Stub Cent=50µm, Lengths=4600µm.
(a) Transmission properties of the three structures. (b) Close comparison of the transmission
properties versus the optimal “Equal Marchand”
(26µm stub gap measured under microscope)
highlighting the trace separation control.
Figure 5.26: Transmission results (S21/S31) for the fabricated 5F structures with varying
stub gap widths of 20µm, 30µm and 40µm.
clear that trace separation can be eliminated without limiting the bandwidth.
This structure also possesses a larger bandwidth than the “Equal Marchand” structure,
i.e. the Full Marchand structure shown in section 5.2.5. This is achieved by the decrease
of the Zstub value relative to the Z0 value as predicted by (2.21). The 20µm stub gap 5F
structure shows optimal performance and possesses a FBW of 130%, equalling that of
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(a) Equivalent circuit schematic as simulated. (b) Equivalent circuit modelling the measured
data.
Figure 5.27: 5F Marchand balun with 20µm stub gap equivalent transmission line model
and amplitude balance.
even the MLite structures shown in table 5.1. To the authors knowledge this represents
the largest FBW ever achieved on a balun with single layer planar technology.
(a) Measured odd mode at the
fundamental (solid) and even mode
at the second harmonic (dashed)
balanced S parameters.
(b) The real part of the odd mode impedance,
ideally would be held constant.
Figure 5.28: 5F Marchand balun with 20µm stub gap balanced port impedances.
Fundamental frequencies, 2.5-10GHz.
The impedances that the baluns would present to the transistors in a push-pull amplifier
are also critical. By minimising trace separation and phase imbalance, the impedance
balance is also optimised as shown in figure 5.28(a), whilst maintaining the highly reflective
second harmonic termination. The largest determining RF design factor governing the
amount of power available from a PA is the fundamental impedance match. This fundamental
impedance match is shown in figure 5.28(b) to be held largely constant across the usable
operating bandwidth of 2.5-10GHz, a double octave bandwidth.
134
Section 5.4: Planar Baluns for Push-Pull Amplifiers : Future Work
5.4 Future Work
5.4.1 MMIC Balun
At X band frequencies, the main target band for this work, the RFPA is often fully
integrated into one monolithic structure to minimise manufacturing variance and maximise
integration. MMIC processes designed for high voltage RFPA design are largely constrained
in the same way as thin film passive circuits as regards balun design. The lack of multiple
thick metal layers with significant inter-layer spacing prohibits the use of lower metal
layers as shielding structures. Integrated capacitor dielectric layers are typically too thin
to support transmissions lines on the top metal with characteristic impedances above 1Ω.
MMIC wafers are also typically thinned to tenths of a millimetre and have metal layers
thin enough to induce significant loss at lower frequencies. The major advantages of
MMIC processes are the ability to fabricate uniform tight gaps and maintain a high degree
of repeatability. Repeatability is extremely important when designing planar baluns whose
odd mode impedance (Z0) can be severely affected by small variations in line/gap widths.
Figure 5.29: Schematic showing the layout of the MMIC 3-wire balun. Widths:
Inner=15µm, Gaps=5µm, Outers=70µm, Length=2100µm.
Figure 5.30: MMIC 3-wire balun implemented on a 100µm thick GaAs substrate.
Figures 5.30 and 5.29 show a 3-wire balun laid out on a typical MMIC power pHEMT
process. The 3-wire structure was chosen due to the relative ease of modelling and
access to the raw electrical performance of the technology without the interference of
compensating stubs.
Table 5.3 lists the manually fitted equivalent circuit characteristic impedances used
to model the measured data from the 3-wire structure. Initially a full 3-D EM solver was
used to attempt to model these structures; this solver was predicting gaps of less than 5µm
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Z0(Ω) Zinner(Ω) Zouter(Ω) Loss (dB)
MMIC 3-wire 29 295 32 0.5
Table 5.3: Equivalent circuit characteristic impedances
(a) Phase balance (measured-solid,
simulted-dashed).
(b) Equivalent circuit modelling the measured
data.
Figure 5.31: MMIC 3-wire balun measured vs equivalent transmission line amplitude and
phase balance.
were required to achieve Z0 values close to 50Ω. Figure 5.31 shows the measured versus
equivalent circuit modelled phase and amplitude balance. This confirms the 3-D EM
solver was clearly incorrectly configured and that the gaps were too narrow, consequently
the measured balun displayed a very low value of Z0. The values of Zinner and Zouter were
also lower than the optimal Alumina balun, highlighting the disadvantage of migrating to
a thinner substrate.
(a) Odd mode impedances. (b) Even mode impedances at the
second harmonic.
Figure 5.32: Even and odd mode impedances at the balanced ports for the measured data
(solid) and equivalent circuit model (dashed) from 4-19GHz.
Figure 5.32 highlights the low Z0 value of the coupled line by the low odd mode
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balanced port impedances. The shorter length of the structures equated to a higher quarter
wave frequency of approximately 12GHz, hence the higher upper and lower frequencies.
MMIC technology is typically required to implement matching networks at these higher
frequencies, where lower manufacturing tolerances and high integration are required.
Such networks would be required in any push-pull amplifier to match the balanced port
impedances to the transistor RL. Furthermore, MMIC balun design may be the only
option for push-pull operation at satellite communication frequencies ≥ 30GHz where
bond wire inductances cannot be tolerated.
Ultimately, due to the low values of Zinner, standard RFPA MMIC technology would
most likely target the full Marchand structure for further development to eliminate the
significant trace separation the 3-wire and MLite baluns would experience. The extremely
tight gaps fabricated in the example above show the low value of Zstub which could be
achieved, and thus the possible bandwidth of a full Marchand.
Figure 5.33: MMIC full Marchand predicted optimum (EM simulation). Widths:
Inner=10µm, Outers=70µm, Gap=15µm, Stub gap=5µm, Length=2100µm.
Using a 2.5D EM solver which was accurately able to predict the measured MMIC
result, a full Marchand balun was simulated that represents the predicted optimal result
achievable on the given MMIC process. Achieving a bandwidth of almost 6 − 18GHz
with this optimal configuration highlights the fact that conventional 2D MMIC RFPA
processes are not the most appropriate technology for state of the art wideband balun
design.
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5.4.2 2.5D Baluns
MMIC technology is, relative to passive thin film technologies, an expensive manufacturing
technique. At lower frequencies than X band, especially in the communications bands,
hybrid technology coupled with discrete transistors (often in plastic or ceramic packages)
is almost universally employed to minimise cost. Passive circuit technologies are currently
available that support 2.5D planar designs, with inter layer “sunken” vias and micron
level inter-layer registration. The ability to place the balun inner conductor on a shielded
upper layer would greatly minimise the effect of Zinner as demonstrated by the via balun
example.
One of the most popular commercial 2.5D technologies is LTCC (low temperature
co-fired ceramic), but high dielectric losses and thick layers give this technology less than
optimal performance at X band. Additionally, the high level of integration achievable with
LTCC has pushed the LTCC industry towards complex module/high volume production;
this makes research activities expensive for groups who do not have access to the technology
through industrial sponsors. Polymer based technologies are also now available that do
not offer the same level of integration as LTCC, but do not require the costly firing and
sawing processes. Liquid Crystal Polymer (LCP) based circuits are the subject of much
research due to their higher performance, low cost, physical flexibility and increasing
commercial availability. LCP technology was chosen to assess the performance of 2.5D
technologies for balun production.
(a) Layout schematic. (b) Picture of a fabricated tile.
Figure 5.34: Full Marchand LCP balun. Widths: Inner=125µm, Outers 1000µm Stub
175µm, Length 6mm, Top layer thickness 50µm, Bottom layer thickness 225µm.
A full Marchand structure was fabricated on a 2 layered LCP substrate. The bottom
layer was 225µm thick and the top layer 50µm thick, giving a top to bottom aspect ratio
of 4.5:1. This ratio is a critical factor in minimising Zouter as the top layer must be thick
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enough to support a low loss 50Ω transmission line, while the bottom layer must be as
thick as possible to isolate the lower lines from the ground plane, within the limit imposed
by system packaging constraints. Baluns manufactured on 2.5D technologies with ratios
of 40:1 have been published showing over a decade bandwidth [222]. The LCP process
utilised for the construction of this test structure placed restrictions on the aspect ratio.
Figure 5.35: LCP layer misalignment as seen through the through via holes.
Figure 5.35 highlights a major concern with low cost 2.5D processing, that of inter
layer misalignment. These technologies typically use pressure and heat bonding which
can cause the layers to “slide” or deform under the pressure. This can be especially true
for soft plastic dielectrics. By utilising a commercial process with established quality
control mechanisms, this error can be minimised, as is the case with commercial LTCC
and LCP foundry processes.
(a) Equivalent circuit schematic as simulated. (b) Equivalent circuit modelling the measured
data.
Figure 5.36: LCP full Marchand balun with equivalent transmission line model and
amplitude balance.
Figure 5.36(a) manually fits an equivalent circuit model to the measured LCP data.
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Due to a manufacturing error, the de-embedding test structures for the inter layer vias
could not be measured, hence the error between the measured and modelled traces which
can be ascribed to the use of simulated de-embedding. The data highlights the 1000µm
lower line width as being degenerately large, producing a Zouter of 27Ω, lower even than
Z0. Closed form microstrip equations predict a lower line of width 200µm would have a
characteristic impedance of ≈ 80Ω, and if the aspect ratio were increased to 10:1, Zouter
values approaching of 100Ω are possible. As with previous Marchand baluns, the virtual
elimination of the effect of Zinner ensures near ideal phase, amplitude and impedance over
the bandwidth.
Figure 5.37: Simulated LCP full Marchand “ideal” balun assuming a 10:1 aspect ratio
(dashed) versus the measured optimal Alumina 5F balun. LCP ideal parameters Z0 =
55Ω, Zouter = 100Ω, Zstub = 25Ω
Figure 5.37 highlights the simulated performance of a conservatively specified “optimal”
LCP balun and how its performance would compare to the optimal Alumina balun. The
LCP clearly possesses lower loss and a greater bandwidth, whilst maintaining good amplitude
balance and unbalanced port match. If an RFPA designer were seeking to build a hybrid
push-pull amplifier, the LCP technology seems to offer the greater potential performance
of the two technologies.
The main performance limiting restricting the bandwidth of the LCP is now the relatively
high value of Zstub that is achievable, given a fixed upper dielectric thickness and without
increasing the width of the lower strips, compromising Zouter. The obvious strategy to
mitigate this limitation is to revet to the Marchand Lite topology, which unlike the pure
2D structures, would no longer suffer from low Zinner values. This change would remove
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(a) Equivalent circuit schematic. (b) Equivalent circuit modelling the measured
data.
Figure 5.38: LCP MLite balun predicted optimal performance.
the need to fabricate an extremely tightly coupled stub section and realise the full decade
bandwidth potential of the 2.5D technology.
5.5 Conclusions
This chapter has presented significant advances in the field of planar baluns at microwave
frequencies. Specifically, baluns intended for use in push-pull amplifiers have been proposed
and state of the art measured performance has been presented.
An extension to the classical coupled transmission line model introduced by Marchand
[167] was developed in section 5.1. The model was used to derive a simple relationship
explaining the presence of the “trace separation” effect, commonly observed in planar
baluns and not in their 3D equivalents. This was expanded in section 5.1.1 to reveal
a simple equation which enables the microwave balun designer to eliminate the trace
separation effect entirely.
The expanded model was used to extract and compare the performance of a number
of balun topologies, demonstrating an ability to accurately model a variety of common
quarter wave coupled line structure. The results of this study and the new theory developed
in section 5.1.1 were combined in section 5.3 to design a balun which displayed the largest
FBW (130%) ever recorded on standard single layer technology. This was accomplished
without compromising the properties required for high η push-pull operation, low loss,
stable fundamental and a highly reflective even mode balanced port impedance.
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6 Push-Pull Amplifiers
This chapter takes the work on passive balun structures in chapter 5 and implements a
selection of RFPA push-pull demonstration amplifiers, all covering at least part of X band,
using various transistor and balun technologies discussed. The bandwidth targeted by the
Alumina balun designs was 2.5− 10.5GHz or an FBW of over 120%, with a target drain
efficiency greater than 30%. This represents over a double octave bandwidth and is in line
with the state of the art balun performance. To attempt to simplify the analysis, only an
output balun will be utilised and a differential input signal assumed. No input matching
has been implemented on any of the demonstrator circuits and as such the resulting gain
is low.
Section 6.1 shows the results of a hybrid amplifier constructed with a Marchand Lite
balun on a 10mil Alumina substrate, paired with discrete GaAs pHEMT transistors.
Section 6.2 considers a higher power GaN variant, again utilising discrete pHEMT
transistors, but this time the balun used is the “optimal” 5F full Marchand balun on
15mil Alumina described in section 5.3. This section shows evidence that the complete
elimination of amplitude imbalance in the balun, at the expense of satisfying the condition
specified by (2.21), can be detrimental to PA performance.
Section 6.3 contains the results of a first attempt at a MMIC variant which suffered
from a number of design errors, highlighting a number of factors which must be carefully
considered when designing push-pull RFPAs at microwave frequencies. A redesigned
balun based on a combination of measured data and carefully calibrated EM simulations
is then presented, demonstrating the state of the art performance available from push-pull
technology fully implemented on MMIC.
Section 6.4 concludes the chapter by looking ahead to future work and possible solutions
for some of the challenges encountered when designing the push-pull demonstrators.
6.1 GaAs Alumina Amplifier (MLite Balun)
Hybrid technology has in recent decades fallen from prominence as a result of the rise of
low unit cost, highly repeatable MMIC technologies, and packaged transistor components
at lower frequencies which are robust and easy to work with. As a result, the selection
of commercially available discrete transistors designed with bond pads specifically for
hybrid work is limited. Gallium Arsenide (GaAs) is the lowest cost and highest volume
transistor technology available capable of high efficiency and power performance at X
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band and above; as a result, discrete devices are still commercially available. The GaAs
pHEMT devices chosen for this work were selected based on their suitability for hybrid
work and the availability of a range of device peripheries. This last point was considered
especially important due the fixed 2:1 impedance transformation inherent in the coupled
line baluns. To avoid the use of narrow band filter matching networks and assuming a
fixed system impedance of 50Ω, the devices were scaled at the design concept stage such
that their RL optimum value equalled approximately 25Ω.
6.1.1 GaAs Transistors
Figure 6.1 shows the smallest available FET size (0.6mm) mounted for characterisation.
The TRL mounting tiles allowed both the feed lines and bond wires to be characterised
and subsequently de-embedded. In addition, a small signal model of the transistor was
available from the manufacturer’s data sheet. This provided a method to verify the de-embedding,
whereby the de-embedded S parameters of the transistor in fixture could be compared with
the data sheet model.
(a) FET mounted between tiles. (b) Close up of the FET.
Figure 6.1: Triquint TGF2022− 06 mounted between TRL substrates used as launches.
Figures 6.2(b) and 6.3 demonstrate the accuracy of the de-embedding network that
was extracted from the measured small signal response of the biased FET in fixture and
the test piece structures shown in figure 6.1(a). The modelled output match, according to
the computed error function, displays a good fit up to 12GHz after which the accuracy
begins to significantly degrade.
An active harmonic load pull setup was utilised to perform multi harmonic load pull
on the device in fixture. The load impedances were subsequently de-embedded to the
Igen plane with the network shown in figure 6.2(a), and the power and efficiency contours
were plotted versus frequency at the 1dB compression point. The transistor was biased
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(a) The drain de-embedding network. From
right to left the TRL feed line, measured
bond wire, drain bonding pad and the intrinsic
de-embedding.
(b) Measured (solid) vs datasheet (dashed) S
parameters (only TRL substrate and bond wire
de-embedded here) from 0.5− 26GHz.
Figure 6.2: De-embedding verification.
Figure 6.3: Normalised error of the fitted S parameters.
in class B, i.e. low or zero quiescent current, at 12V drain voltage. A short circuit at the
Igen plane was presented to the transistor at Z2F0 and ZF0 was swept to plot the contour.
Z3F0 was terminated by the system impedance of approximately 50Ω at the probe tips.
Figure 6.4 shows the power and efficiency contours versus frequency, plotted at 4, 6 and
8GHz. The optimum RL for power was approximately 50Ω and for η, 75Ω.
In as far as it can be stated that scaling the device periphery can be equated to scaling
IDSS , the optimum RL values will correspondingly scale inversely with device size;
disregarding device parasitics (which themselves can be scaled), this is approximately
correct at X band frequencies. Therefore a transistor with periphery 1.2mm (double
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(a) η contours (%) vs ZF0. (b) Pout contours (dBm) vs ZF0.
Figure 6.4: Fundamental load pull at 4, 6 and 8GHz. Second harmonic is shorted and
the bias condition was V d = 12V , V g = −1.1V . Output power is approximately at 1dB
compression point.
that of the measured device) would posses an optimum RL for power of approximately
25Ω and for η a value of 37.5Ω. Elementary arithmetic therefore suggests that a 1.8mm
device periphery would give the optimal drain efficiency into a 25Ω load. Unfortunately
the devices chosen could only be acquired in binary multiples (1,2,4,8 etc.) of the base
0.6mm device. It was therefore decided to produce two variants of the push-pull amplifier,
one using 1.2mm devices and the other using 2.4mm devices. Only the 1.2mm variant
will be discussed here as the baluns on the 2.4mm amplifiers did not yield.
6.1.2 Amplifier Balun
The balun chosen to accompany the GaAs transistors was a Marchand Lite variant. The
amplifier was expected to perform reasonably well from 3− 12GHz and have an optimal
region from 4− 11GHz.
The selected circuit, shown in figures 6.5 and 6.6, achieved an almost ideal value of
Z0 of 47.2Ω. This should, in a push-pull configuration, present the ideal 25Ω fundamental
matching impedance to the devices.
Additional information on this balun can be found in section 5.2.4.
6.1.3 Amplifier simulations and measurements
Any amplifier layout will require an electrically significant length of track to connect the
devices to the balun. This track must also feed DC to the transistors whilst incorporating
a DC block; both balanced ports of the Marchand Lite are DC shorting. It is important
that this length of track does not disrupt the wideband matching impedances presented by
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(a) Layout schematic and Picture. (b) Equivalent circuit schematic as
simulated.
Figure 6.5: Marchand Lite balun schematic (top) and picture of the fabricated circuit
(bottom) and equivalent transmission line model. Widths: Inner=25µm, Gaps 20µm,
Outers 125µm, Stub 250µm.
(a) Odd and Even mode balanced port
impedances (2− 12GHz).
(b) Equivalent circuit modelling the measured
transmission data.
Figure 6.6: Marchand Lite balun balanced port even and odd mode impedances and
amplitude balance.
the balun. It is crucial to analyse the differential odd mode impedance presented to the
Igen plane of each transistor using the de-embedding calculated in section 6.1.1, scaled
by the increase in device periphery.
Figure 6.7 shows the layout and a picture of the fabricated amplifier. The feed structures
between the transistors and the balun were designed to transition as quickly as possible
from the balun balanced ports into 25Ω lines to minimise the disruption to the balanced
impedances. The only additional networks between the balun and the FET drains is a
0.8pF DC blocking capacitor and a bias feed network. Initial simulations assumed this
was an “Ideal” capacitor, however in later analysis the self resonant properties of this
component were revealed to be a source of significant performance degradation.
The input matching applied to the two FETs was minimal and was added only to
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(a) Layout (symmetrical values). (b) Picture of the fabricated circuit.
(c) Schematic.
Figure 6.7: GaAs push-pull demonstrator circuit showing the feed structures and surface
mount components between the balun and transistors. SMT components values follow
the symmetry of the layout for unlabelled components.
minimise the drive power required when under test. S21 gain was not considered as
important in this test as the transducer power gain (i.e. assuming a perfect input match)
as input/interstage matching was purposefully not addressed in this study.
Figure 6.8 shows the odd mode impedances swept across the fundamental band. This
simulation used the de-embedded measured data from the balun, which was also laid out
in a separate test fixture. All surface mount components used the appropriate commercially
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(a) Real part of the odd mode impedances (L) and the
overall loss (R).
(b) Odd mode impedances on the
Smith chart. The RL was the optimal
drain efficiency point of the 1.2mm
devices.
Figure 6.8: Simulated Igen plane odd mode matching impedances and loss from 2 −
12GHz.
available models or measured S parameter data, and “critical” trace sections such as the
network feeding the transistors from the balun were EM simulated. From figure 6.8(b)
it is difficult to extract the relationship between RL and the odd mode ZF0, but it does
confirm that for the majority of the bandwidth ZF0 is not highly reactive (even as seen
through the transistor’s parasitic drain capacitance) and that the two devices are being
presented with approximately the same impedance. The optimal frequency region appears
to be approximately 5 − 6GHz, which corresponds to a region of low loss (1dB) and
favourable ZF0 values, approaching the 37.5Ω optimum for drain efficiency. Above these
frequencies the loss progressively increases and by the time ZF0 improves, the loss is
approaching 1.5− 2dB.
(a) With the real capacitor model. (b) With the ideal capacitor.
Figure 6.9: Comparing the Igen plane Odd mode matching impedances and loss from
2− 12GHz with and without the idealised DC blocking capacitor.
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Figure 6.9 repeats the simulated measurement described in figure 6.8 but substitutes
the real 0.8pF DC blocking capacitor model between the transistors and the balun with an
ideal model. The small capacitance was chosen to maximise the self resonant frequency of
the component but this resulted in a significant modulation of the balanced Igen impedances
presented to the transistors. This was especially pronounced below 5GHz and increased
the loss of the output network above 7GHz. Mitigation of the problem would require
the use of capacitor technology with a much higher self resonant frequency such as beam
leaded SLC devices, which were not available at the time.
(a) Magnitude. (b) Smith chart showing magnitude
and phase.
Figure 6.10: The even mode second harmonic gamma seen by each transistor at its Igen
plane from 4− 24GHz.
Figure 6.10 shows the even mode Γ2F0 simultaneously presented to both transistors.
This highlights the fact that, for the majority of the bandwidth, both transistors are presented
with a highly reflective second harmonic impedance. The “glitches” represented by brief
deviations into the centre of the smith chart are also seen in the balun measurements (see
section 5.2.4) and may be related to measurement errors. No effort has been made to
control these anomalies.
Figure 6.11 shows the measured and simulated performance of the whole amplifier.
The simulated and measured S11 is the combined reflection coefficient from odd mode
excitation, i.e. Sdd11 where port 1 refers to the balanced port which is a combination
of the two amplifier single ended input ports. Likewise S22 is more fully defined as
Sss22 where 2 is the unbalanced port at the output of the balun. The simulated and
measured traces show good alignment, especially S11. S22 shows some deviation from
the simulation, most probably due to error in the sensitive balanced impedances presented
to the transistors, attributed to manufacturing tolerances. The networks used to de-embed
the measured balun may also introduce error. This error is noticeable above 10GHz, with
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(a) S21. (b) S11 and S22.
Figure 6.11: Simulated vs measured small signal performance of the GaAs 1.2mm cell
amplifier. V d = 12V , V g = −0.8V .
the simulation showing significant gain extending to 12GHz whereas the measured gain
falls off sharply. This may arise due to an error in the simulation as S22 seems to sharply
improve above 10GHz in what seems to be a large discontinuity.
(a) Measured Output Power. (b) Measured η.
Figure 6.12: Measured large signal performance of the GaAs 1.2mm cell amplifier. V d =
10V , V g = −0.9V . Labels show total input power. Pin swept in 1dB steps, 29dBm Pin
trace in bold.
Figures 6.12 and 6.13 show the large signal performance of the amplifier. The bold
trace on each of the measured figures corresponds to a total incident power of 29dBm
(26dBm into each input) measured by a calibrated input power meter. It is clear that
the power and S21 closely match the small signal profile at lower powers, but at higher
powers the 9 − 10GHz gain peak appears to compress sooner. The increased loss of the
output network as shown in figure 6.8(a) is reflected in the overall negative power slope
with frequency of approximately 1− 2dB across the band. The two peaks in power, gain
and η at 4.5− 6GHz and 8.5− 10GHz, correspond almost exactly with the frequencies
where ZF0 approaches the optimumRL value. The simulated increase in loss at the higher
frequency peak seems to be directly translated into a corresponding reduction in power
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(a) Measured large signal S21. (b) Measured and simulated small signal S21.
Figure 6.13: Measured large signal performance of the GaAs 1.2mm cell amplifier. V d =
10V , V g = −0.9V . Labels show total input power. Pin swept in 1dB steps, 29dBm Pin
trace in bold.
and efficiency. Both of these facts reinforce the hypothesis that the odd mode impedance
is indeed seen by the transistors, and that only when the appropriate matching and low
loss properties are combined can the optimal performance be extracted from the circuit.
Figure 6.14: Clipping contours versus balanced (ZF0) and even mode (Z2F0) impedances
at the Igen plane of the transistors.
It is also possible to apply clipping contours theory to the impedances presented to
the Igen plane of the two transistors. Figure 6.14 considers the first peak in efficiency
from 4 − 6GHz and calculates the clipping contours for a selection of frequencies. It
is clear that the degree to which the clipping contour is violated bears little relation to
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the η traces. This is intuitively logical if one remembers that the power and efficiency is
primarily dictated by ZF0. The large degree of variation in ZF0 as seen in figure 6.14 even
over this small part of the band completely occludes any effect that the second harmonic
has on η. This analysis yet again emphasises the importance of achieving a correct ZF0
environment with a low loss matching circuit before attempting to terminate harmonics.
6.2 GaN Alumina Amplifier (5F Balun)
Gallium Nitride (GaN) offers higher power density and a lower parasitic drain capacitance
per watt than GaAs technologies. The greater power density and increased voltage breakdown
has generated a great deal of interest in the X band radar market for high power, high
efficiency and highly robust PA modules. As a result hybrid modules are becoming
available. Due to the rapid spinning of the second harmonic impedance round the edge
of the smith chart as shown in the previous section, the transistor is likely to be subjected
to high peak drain voltages. The ability of GaN to support these high peak voltages and
maintain a high quiescent drain voltage theoretically makes the technology especially
suited for microwave push-pull operation.
6.2.1 GaN Transistors
Figure 6.15 shows the GaN FETs used in the amplifier (1.25mm), larger FET sizes were
also available. The data sheet supplied by the manufacturer stated that these devices were
nominally capable of 6W CW power and possessed 0.35pF/mm of CDS . Unlike the
GaAs FETs, a large signal model was available, hence large signal simulation data was
available for comparison.
Simulated load pull was performed on the 1.25mm device, initially at 10GHz, as
shown in figure 6.16. Power and drain efficiency were plotted versus fundamental load.
A simple de-embedding network consisting of the output bonding pad and linear drain
capacitance of 0.44pF was used to de-embed the load pull data.
This process was repeated across the band of interest to confirm the de-embedding
was a good broadband approximation of the parasitic output network. From this data,
summarised in figure 6.17, it can be seen that the broadband optimum RL for power was
approximately 55Ω, and for η approximately 100Ω.
This optimum impedance was clearly too high for the 25Ω optimum balun impedance,
suggesting a larger device was necessary. As with the GaAs transistors these parts were
available in a binary series of device peripheries, multiples of the base 1.25mm size.
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(a) FET mounted between tiles. (b) Close up of the FET.
Figure 6.15: Triquint TGF2023-02-01 GaN pHEMT mounted between TRL substrates
used as launches.
(a) Bond pad plane. (b) Intrinsic Igen plane.
Figure 6.16: Simulated load pull contours at 10GHz. Pin was 33dBm at 10GHz.
6.2.2 Amplifier Balun
The balun with the best available transmission performance, the 5F full Marchand, was
chosen to accompany the GaN transistors. Unlike the GaAs amps which were paired with
the Marchand Lite structures, the 5F full Marchand structures displayed almost no trace
separation and minimised loss at the band edges leading to a greater usable bandwidth at
the expense of marginally higher mid band loss.
The optimal 20µm stub gap structure was used for the amps. This structure provided
an almost ideal 180◦ phase split and a good 25Ω balanced port impedance from 2 −
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(a) η ( %). (b) Output power (dBm).
Figure 6.17: Simulated load pull optimums versus frequency at the Igen plane. Pin
was 20dBm at 2GHz, 24dBm at 4GHz and 30dBm at 7GHz, 33dBm at 10GHz and
34dBm at 12GHz.
(a) Five finger structure schematic (top) and picture
of the fabricated circuit (bottom).
(b) Equivalent circuit schematic as simulated.
Zbal is 50Ω.
Figure 6.18: Five finger structure schematic (top) and picture of the fabricated circuit
(bottom) and equivalent transmission line model. All dimension names relate to line or
gap widths.
11GHz. This structure was slightly longer than the Marchand Lite balun resulting in
a lower centre frequency, the FBW however was better than that of the Marchand Lite
balun.
Additional information on this balun can be found in section 5.3.
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(a) Odd and Even mode balanced
port impedances (2− 12GHz).
(b) Equivalent circuit modelling the measured
transmission data.
Figure 6.19: Five finger structure balanced port balanced impedances and amplitude
balance.
6.2.3 Amplifier simulations and measurements
As with the GaAs amplifier, the feed structures between the balun and the transistors in
the GaN circuit were designed to effectively feed the 25Ω balanced port impedance from
the balun to the FETs with minimal disruption and additionally provide a DC block. No
deliberate attempt was made to modify the impedance presented by the balun.
Shorter lengths of track than in the GaAs circuits were used to connect the balun and
the FETs to attempt to minimise the effect on the balanced port impedance.
The input match was not substantially altered other than minor modifications made to
the bias network to reflect the slightly longer balun and thus lower operating frequency.
Figure 6.21 shows the odd mode impedances swept across the fundamental band.
This simulation used measured data from the balun, laid out in a separate test fixture.
All surface mount components used the appropriate commercially available models or
measured S parameter data. Figure 6.21(b) again confirms that for most of the bandwidth,
ZF0 is not highly reactive (even seen through the transistor’s parasitic drain capacitance).
Due to the elimination of the trace separation effect, the two devices are being presented
with an almost identical impedance, unlike the Marchand Lite configuration. The native
balun impedance is clearly being heavily distorted by the device parasitics and the feed
structures, more so than in the case of the GaAs amplifier, due to the larger CDS of the
GaN devices1.
While the optimal RL value for the 1.25mm cells is never reached, there appear to
1While this statement may seem counter intuitive, GaN technology often being promoted for possessing
lower parasitics, these comparisons are typically expressed in pF/W . The push-pull environment is
constrained not by a power specification but by the balun impedance. If the two technologies are scaled to
produce FETs with a 25Ω RL, the CDS of the GaN technology is larger.
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(a) Layout. (b) Picture of the fabricated circuit.
(c) Schematic.
Figure 6.20: GaN push-pull demonstrator circuit showing the feed structures and surface
mount components between the balun and transistors.
be three separate “optimal” frequency ranges where the real fundamental impedance is
higher than average; 2−3.5GHz, 6−8GHz and 9−10GHz. The lower two regions reach
higher impedances and suffer less loss than the third peak from 9−10GHz, thus the third
peak would be expected to display lower performance. It was observed that increasing the
FET periphery to lower the optimumRL to match the balun introduced excessive parasitic
drain capacitance, thus the amplifier was constructed using the 1.25mm cells.
Figure 6.22 attempts to analyse this disparity by pushing deeper into the circuit. By
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(a) Real part of the odd mode impedances seen by
each transistor at its Igen plane (L) and the overall
loss of the output matching network fed by an odd
mode signal at the Igen plane.
(b) The odd mode impedances seen
by each transistor at its Igen plane.
The RL line is the RL for optimal
output power of the 1.25mm device
(approximately 55Ω).
Figure 6.21: Odd mode matching impedances and loss from 2− 12GHz.
(a) Balanced impedances on the
smith chart.
(b) Real part of the balanced impedance shown on a
linear scale.
Figure 6.22: Odd mode matching impedances of the baluns only from 2 − 12GHz. 5F
balun used in the GaN circuit (solid) and the Marchand Lite baluns used in the GaAs
circuit (dashed) shown.
comparing the balanced port impedances of the two baluns, the 5F Full Marchand used in
the GaN amplifier and the Marchand Lite balun in the GaAs amplifier, it can be observed
that the shorter 5F balun does not hold the real part of the fundamental impedance as
constant as the Marchand Lite structure. The 5F balun is however able to substantially
reduce the variation in the imaginary impedance.
It was observed that this sharp variation in the real impedance can be damped by
utilising a non-optimal gap width on the non stub side, i.e. a larger value of Z0. The 20µm
gap used in the amplifier balun generated a Z0 of approximately 55Ω, close to the desired
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(a) Linear transmission properties. (b) Balanced impedances on the smith
chart.
Figure 6.23: Comparing the transmission and balanced impedance properties of the 20µm
and 40µm gap width 5F variants. Every dimension other than the gap width of the two
structures is identical.
50Ω optimum to perfectly match the unbalanced port to the system impedance. The stub
impedance Zstub was 36Ω, well above the optimal value of 22Ω predicted by (2.21) given
a Zouter value of 57Ω. This was attained with the narrowest stub gap guaranteed to yield
by the manufacturer. Figure 6.23 shows the results of a separate structure, almost identical
to the GaN 5F balun other than a wider non-stub gap width of 40µm resulting in a higher
Z0 of approximately 65Ω. This generated a much more favourable target Zstub of 37Ω,
almost identical to the measured Zstub. This structure did not eliminate the amplitude
imbalance as (5.3) was no longer satisfied and the unbalanced port match deteriorated,
but this circuit virtually eliminated the variation in the real part of ZF0 at the balanced
ports.
Substituting the 40µm gap 5F balun into the GaN amplifier simulation shows the
output matching circuit impedances that would be presented to the transistors if this
non-optimal balun were to be used. Figure 6.24 shows the effect of increasing the gap
width on Re[ZF0] at the Igen plane as seen by each FET. The 40µm gap circuit which
obeys (2.21) is clearly shown to minimise the impedance variation of the matching network.
This is an important result for the microwave push-pull PA designer and demonstrates
again the importance of reconsidering balun design in the unique context of push-pull
operation.
Figure 6.25 shows the even mode Γ2F0 simultaneously presented to both transistors
in the fabricated amplifier. This figure again highlights that, for the majority of the
bandwidth, both transistors are presented with a highly reflective second harmonic impedance.
As with the GaAs balun, the “glitches” that represent brief deviations into the centre of
the smith chart have not been thoroughly studied but are presumed to be the result of
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Figure 6.24: Comparing the real parts of the balanced impedances shown to the FET Igen
plane and the loss of the 20µm (solid) and 40µm (dashed) gap 5F Full Marchand baluns.
(a) Magnitude. (b) Smith chart showing magnitude
and phase.
Figure 6.25: The even mode second harmonic gamma seen by each transistor at its Igen
plane from 4− 24GHz.
measurement error.
Figure 6.26 shows the simulated performance of the whole amplifier, fed with an ideal
180◦ hybrid power splitter (i.e. an ideal balun). The simulated and measured S11 is the
combined reflection coefficient from odd mode excitation, i.e. Sdd11 where port 1 refers
to the balanced port which is a combination of the two amplifier single ended input ports.
Likewise S22 is more fully defined as Sss22 where 2 is the unbalanced port at the output
of the balun. The S22 result again reflects the three peaks in impedance which should
correspond to the three peaks in performance at 2−3.5GHz, 6−7GHz and 9−10GHz,
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(a) S21. (b) S11 and S22.
Figure 6.26: Simulated small signal performance of the GaN 1.25mm cell amplifier.
V d = 28V , V g = −2.1V .
but here both the effect of increasing loss and the increased effects of the device parasitics
at higher frequencies are evident in the degrading match with frequency. This is also
generally reflected in the simulated S21.
(a) Measured. (b) Simulated.
Figure 6.27: Measured and simulated output power of the GaN 1.25mm cell amplifier.
V d = 28V , V g = −2.1V , Pin swept in 1dB steps, 35dBm Pin trace in bold.
Figures 6.27, 6.28 and 6.29 show the large signal performance of the amplifier. The
bold traces on each of the measured figures corresponds to a total incident power of
35dBm (32dBm into each input) measured by a calibrated input power meter. The
measured η shows clearly the three peaks which can be traced back to the ZF0 traces
shown in figure 6.21. The measured power and S21 traces do not display the three
performance peaks clearly, as the η does. This may well be due to a detuned input match in
the fabricated circuit or due to convergence problems in the harmonic balance simulation
at higher powers preventing the display of compressed data. The measured S21 is much
lower than in the simulation, supporting the theory of a detuned input match. It would be
of interest to compare the measured and modelled small signal S parameters to investigate
whether the input of the transistors is experiencing significant mismatch which is not
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(a) Measured. (b) Simulated.
Figure 6.28: Measured and simulated η of the GaN 1.25mm cell amplifier. V d = 28V ,
V g = −2.1V . Labels show total input power. Pin swept in 1dB steps, 35dBm Pin trace
in bold.
(a) Measured. (b) Simulated.
Figure 6.29: Measured and simulated large signal S21 of the GaN 1.25mm cell amplifier.
V d = 28V , V g = −2.1V . Labels show total input power. Pin swept in 1dB steps,
35dBm Pin trace in bold.
being displayed in the simulations. Unfortunately, due to constraints outside the author’s
control, no measured small signal S parameters were available for comparison at the time
of writing.
With each FET shown to be capable of 37 − 38dBm or 5 − 6W in the load pull
simulations, the peak power performance of the amplifier (38dBm) clearly indicates the
maximum performance is not being demonstrated. This is consistent with the loss and
impedance deviations observed in the Igen plane impedance simulations.
6.3 GaAs MMIC Medium Bandwidth
A MMIC based push-pull PA variant was also developed. The MMIC technology was a
typical 0.25µm gate length GaAs pHEMT designed for power applications. The technology
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had a single 6µm thick metal designed for low loss transmission lines which is typical for
processes of this nature; this prohibited the use of broadside coupled structures. The
wafer was thinned to 100µm which again is standard practice for power technologies
to minimise source via inductance and thermal resistance between the junction and the
ground/heat sink. This is substantially thinner than any of the passive thin film demonstrators,
hence the target bandwidth for this work was much lower to accommodate the anticipated
increase in Zouter. The target bandwidth for these structures was 6− 14GHz, a fractional
bandwidth of 80%.
6.3.1 GaAs MMIC Transistors
An 8x75µm transistor test cell was laid out on MMIC. A simple back to back feed line
structure was also laid out on the same tile to assist in de-embedding, although the PDK
models proved sufficient for this task.
(a) FET test cell. (b) De-embedding test cell.
Figure 6.30: 8x75µm FET test cell used for load pull.
The test cells (shown in figure 6.30) were subjected to fundamental load pull at 8, 10
and 12GHz. The results were then compared with the large signal models available in
the PDK. 2
Figure 6.31 shows measured and simulated load pull contours overlain, demonstrating
the reasonable fundamental load accuracy of the LS PDK models. Worryingly the measured
data seems to consistently show at least 1.5dB lower power. This is especially noticeable
at 12GHz where the predicted ZF0 optimum shows a reasonable error: the measured
power is 2.5dB below the simulated value and the η is lower by 20%. These large
discrepancies could be due to measurement or calibration error but this is difficult to
verify.
2N.B. Two variants of model were available at design time and there was some ambiguity over which
model to use. The modelled results shown here are all simulated using the “old” PDK model, which proved
to be superior in the simulated vs measured LP comparison.
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Figure 6.31: Comparing simulated (thin) and measured (thick) power (bottom, dBm) and
η (top, %) load pull contours of ZF0 across frequency. Power contours are shown in 1dB
steps and η contours in 10% steps.
(a) Cold FET derived equivalent circuit. (b) Equivalent circuit simulation
(dashed) shown modelling measured
data (solid).
Figure 6.32: Cold FET equivalent circuit of the 8x75µm test cell at VD = 10V and
VG = −1V .
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It was also possible to perform the cold FET extraction procedure on the transistor
test cell to derive an accurate de-embedding model. Figure 6.32 shows the measured and
modelled S parameters of the 8x75µm test cell with the feed lines de-embedded. This
capacitive and inductive model was subsequently used to de-embed to the Igen plane. It
was shown that the simple 0.27pF linear de-embedding capacitance used in the design
process was a good approximation to the cold FET derived network.
Figure 6.33: FET pair used in the amplifier, one on each balanced port.
Measured data suggested the optimum RL of the 8x75µm devices was approximately
45Ω for power and 60 − 70Ω for maximum η, which scales to 42Ω/mm. Given the
29dBm or 0.8W optimum power point, the technology can be seen to be capable of
approximately 1.3W/mm when tuned for power and around 1.1W/mm when tuned for
maximum η. To achieve a 25Ω balanced port optimum RL with maximum η, the 0.6mm
periphery would have to be scaled to approximately 1.7mm. To ensure high η, minimise
parasitics and reduce the scaling factor from the test device, a periphery of 1.5mm per
balanced port was selected, which in total gave an expected output power of 3W for the
amplifier (given a lossless output match). This was divided into two separate 10x75µm
devices to stay within the PDK model scaling limits. Figure 6.33 shows a picture of the
cell in a test fixture.
6.3.2 Amplifier Balun
The balun used in this amplifier was described in section 5.4. As was previously stated,
this balun suffered from a strongly over coupled Z0 value of 29Ω, thus introducing a large
degree of loss.
The resulting amplifier was therefore not expected to display optimal performance, but
serves as a useful case study for benchmarking MMIC push-pull technology and verifying
the available models. These models will then be used at the end of the section to simulate
a MMIC push-pull amplifier with an optimal balun design.
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Figure 6.34: MMIC 3-wire balun implemented on a 100µm thick GaAs substrate.
6.3.3 Amplifier simulations and measurements
By the nature of the highly integrated and repeatable capabilities of the MMIC process,
passive filters can be manufactured which closely match simulation. For this reason it
was decided to implement a small matching network between the balun and the FETs to
improve the matching impedance environment and mitigate the effect of CDS . This was a
marked deviation from the Alumina push-pull balun approach which presumed the effect
of CDS could be ignored.
Figure 6.35 shows the full layout of the 3 wire MMIC amplifier. With no compensating
Marchand stubs, the transistors will be subjected to a marked impedance mismatch due to
the large and uncompensated Zinner developed by the thin substrate, and the top FET bar
will not be presented with a highly reflective Z2F0. Each FET bar contained 2x10x75µm
transistors, one pair per balanced port. Simulated load pull suggested a higher saturated
output power then the load pull measurements in section 6.3.1 by up to 2dB. By scaling
the measured power of the the 8x75µm test cell FET, the 10x75µm devices were expected
to be capable of delivering 0.8W , or 29dBm each. In total, the transistors should be
capable of delivering approximately 3W or 35dBm. The optimum RL for power was
estimated by linearly scaling the 8x75µm results by the increase in periphery to achieve
an optimum power RL of 36Ω, and 48Ω for maximum η. When two of these devices were
paired together, this produced the desired 25Ω optimum impedance for efficiency.
Figure 6.36 shows the odd mode impedances swept across the fundamental band. This
simulation used measured data from the balun and the matching circuit between the balun
and each FET pair, both laid out in a separate test fixtures. Figure 6.36(b) shows the large
impedance variation across the bandwidth, almost wholly caused by the low Z0 of the
balun. Of primary concern was the large amount of loss generated by the output network,
1.5dB at the bottom of the band degrading to 7dB at the top of the band. This loss is
shown to seriously degrade the amplifier’s performance at the top of the band.
Figure 6.37 highlights the effect of the highly over coupled Balun by re-simulating
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(a) Layout (4.2x2.1mm area). (b) Picture of the fabricated circuit.
(c) Schematic.
Figure 6.35: Layout and picture of the fabricated circuit.
the loss and odd mode impedances at the transistor Igen plane using the erroneous 3D
EM balun data and the measured matching circuit. This data shows very flat loss and
R[ZF0] profiles. This figure proves the large impedance variation was due to the erroneous
simulation rather than any intrinsic property of the technology. Worryingly the simulated
loss was still high. Further simulation work utilised 2.5D EM tools to replicate the
measured balun results and redesign the balun with wider gaps to restore the 50Ω desired
Z0. Even this optimised balun was not capable of reducing loss below 1dB, due to the
thin, narrow inner conductor.
Figure 6.38 shows the even mode Γ2F0 simultaneously presented to both transistors.
Unlike the compensating Marchand baluns, the simple 3-wire is not able to maintain a
highly reflective impedance at the second harmonic.
Figure 6.39 shows the simulated performance of the whole amplifier using measured
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(a) Real part of the odd mode impedances (L) and the
overall loss (R), all measured data.
(b) The simulated (dashed) and
measured (solid) odd mode
impedances on the smith chart.
Figure 6.36: Igen plane odd mode matching impedances seen by the transistor pair and
loss from 5− 15GHz. The RL line shown is for optimal η of the 2x10x75µm device pair
(approximately 25Ω).
Figure 6.37: As per figure 6.36(a) but simulated using the erroneous 3D EM balun results.
balun data, fed with an ideal 180◦ hybrid power splitter (i.e. an ideal balun). The simulated
and measured S11 is the combined reflection coefficient from odd mode excitation, i.e.
Sdd11 where port 1 refers to the balanced port which is a combination of the two amplifier
single ended input ports. Likewise S22 is more fully defined as Sss22 where 2 is the
unbalanced port at the output of the balun. The large ZF0 peak is again observed in the
measured and simulated S22 which is well matched at 7GHz but quickly degrades with
frequency.
Figures 6.40, 6.41 and 6.42 show the large signal performance of the amplifier. The
bold traces on each of the measured figures corresponds to a total incident power of
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Figure 6.38: The magnitude of the Even mode gamma seen by each transistor pair at
its Igen plane (unity would be a second harmonic at the edge of the smith chart) from
10− 30GHz.
(a) S21. (b) S11 and S22.
Figure 6.39: Simulated (dashed) and measured (solid) small signal performance of the
MMIC amplifier. V d = 10V , V g = −1V .
33dBm (30dBm into each input) measured by a calibrated input power meter. The overall
pattern of power and efficiency is predicted well by the models, with the degenerative
effect of the strongly increasing loss and decreasing impedance above 8GHz evident.
The large signal models were proven to be overly optimistic predictors of output power
by approximately 2.5dB, approximately equivalent to the load pull data.
Figure 6.43 clearly shows strong correlation between the measured peaks in drain
efficiency and the Igen matching conditions. The 5.5 and 7.5GHz peaks correspond to
one of the two devices operating in a highly efficient load impedance. At the 10GHz
peak, much of the η is being eliminated by the high loss of 2.5− 3dB.
The expected 3W maximum available power is almost fully realised at 5 − 6GHz,
given the 1dB of loss in the output match and balun. It is expected that a redesigned
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(a) Measured. (b) Simulated.
Figure 6.40: Measured and simulated output power of the MMIC amplifier. V d = 10V ,
V g = −1V . Labels show total input power. Pin swept in 1dB steps, 33dBm Pin trace in
bold.
(a) Measured. (b) Simulated.
Figure 6.41: Measured and simulated η of the MMIC amplifier. V d = 10V , V g = −1V .
Labels show total input power. Pin swept in 1dB steps, 33dBm Pin trace in bold.
(a) Measured. (b) Simulated.
Figure 6.42: Measured and simulated large signal S21 of the MMIC amplifier. V d =
10V , V g = −1V . Labels show total input power. Pin swept in 1dB steps, 33dBm Pin
trace in bold.
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(a) Igen and loss calculated from measured data. (b) Measured η.
Figure 6.43: Comparing the measured η and Igen impedance environment.
circuit with an optimal balun (possibly utilising a full Marchand balun) would be capable
of achieving the initial specification.
6.3.4 Redesign with optimal balun
(a) Layout. (b) Simulated transmission properties.
Figure 6.44: Redesigned full Marchand MMIC balun.
Figure 6.44 shows a redesigned balun, implementing the full Marchand topology. The
stub side is identical to the fabricated and measured 3-wire balun, taking advantage of the
low Z0 value achieved in the initial design. EM simulations calibrated to the measured
data confirmed a gap of 15µm approximately corresponded to a Z0 of 50Ω, hence this was
chosen as the gap on the non-stub side. All outer and inner widths and line lengths are
identical to the measured 3-wire balun. Loss remained a concern at the higher frequencies
as shown in figure 6.44(b), exacerbated by a long interconnecting section between the two
halves. The transmission properties shown in figure 6.44(b) are the results of the verified
2.5D EM simulation.
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(a) Layout. (b) Simulated odd mode impedance
seen from one of the FETs in the pair.
Figure 6.45: Redesigned full Marchand MMIC push-pull amplifier. RL opt for one of the
10x75µm FETs was 48Ω. Frequency swept from 5− 15GHz
This balun was used to implement a redesigned push-pull amplifier, shown in figure
6.45. A redesigned feed structure between the transistors and the balun was designed to
negate the effect of CDS and present an ideal 48Ω impedance to the Igen plane of each
10x75µm FET.
(a) Output Power. (b) η.
Figure 6.46: Simulated LS results of the redesigned MMIC push-pull amplifier. V d =
10V , V g = −1V . Labels show total input power. Pin sweep in 1dB steps from 26dBm
to 30dBm.
Figure 6.46 shows the much improved large signal results from the redesigned balun.
From 6 − 10GHz the output power is approximately 35dBm which, given the 2dB
overestimation of the models and 1dB of loss in the balun structure, suggests the transistors
are being presented with an impedance environment which is close to the power and
efficiency optimum. The η results, while not as promising as the Alumina results, show
close to 40% at the two peaks and above 30% from 6−12GHz. With further optimisation
of the balun and interstage match it is not unreasonable to expect that 40% η could be
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achieved over the initial target band of 6− 14GHz on a MMIC process.
6.4 Conclusions and Future Work
The three amplifiers presented in this chapter have demonstrated some of the benefits
of push-pull amplifiers available to the microwave PA designer. Coupled line baluns of
various types have been used to create amplifiers which demonstrated state of the art
efficiency figures over bandwidths approaching a double octave. The disadvantage of the
full Marchand over the Marchand Lite in technologies unable to implement low Zstub
structures and the negative effect on push-pull amplifiers has been demonstrated. Thick
film low loss passive structures have demonstrated superior performance compared to
thinner MMIC processes for wideband balun and push-pull amplifier design.
While these demonstrator circuits were designed using the best available techniques
and passive circuits, baluns utilising multi layer passive circuit technologies and techniques
to improve the impedance presented to the transistors have not been investigated and show
significant promise for achieving yet wider bandwidths and higher efficiencies.
None of the circuits presented featured input matching (other than for stability). Achieving
gain close to the capability of the technologies presented over these extended bandwidths
is an extremely challenging problem. The volume of research on input and interstage
matching is dwarfed by that on output matching and as such this is an area which may
contain scope for significant innovation.
A promising path for future research is the use of “balanced” matching to mitigate
the effects of the transistor parasitics without degrading the amplifier bandwidth. For
example, if a capacitor were to be placed between the two balanced ports, this component
would develop a virtual ground in odd mode but remain effectively invisible to the even
mode impedance in which case the lack of a differential voltage prevents any current flow.
If driven by an input balun with a progressively degrading phase balance towards the band
edges, the capacitor could be made to gradually electrically “disappear”.
Consider a double octave balun, mirroring the performance available from an LCP
Marchand Lite configuration, being driven by two FETs with aCDS of 0.7pF , approximately
equivalent to the scenario encountered in section 6.3. Figure 6.47 shows the significant
odd mode impedance distortion introduced by the parasitic CDS . It is proposed that these
capacitors made the largest signal contribution to the “dips” in efficiency observed in the
measured push-pull amplifiers.
The balanced matching network shown in figure 6.48 is able to significantly reduce
the frequency dependence of R[ZF0]. This balanced matching approach will not be
able to significantly negate technologies with large CDS/mm because, as with all filter
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(a) The example balun schematic. (b) The effect on the odd mode ZF0 of a
CDS of 0.3pF on each balanced port. .
Figure 6.47: The effect of transistorCDS on the balanced impedances. Frequencies shown
4− 16GHz and the optimum RL was assumed to be 25Ω.
(a) Schematic of the corrective balanced matching. (b) The effect on the odd mode ZF0 of a
CDS of 0.3pF on each balanced port. .
Figure 6.48: Balanced matching example. Frequencies shown 3− 15GHz.
impedance transforming networks, Fanos matching bandwidth condition must be observed.
As a result, an appropriate indicator by which to gauge a technology’s suitability for
microwave push-pull operation is the ΩCDS factor, an estimate of the size of a given
transistor’s CDS when scaled to give a certain optimum RL. Dividing the ΩCDS factor by
the optimum RL desired would yield the equivalent device’s CDS in pF .
Table 6.4 provides approximate ΩCDS factors of various technologies, most extracted
from publicly available data sheets. The results highlight the suitability of GaAs technology
for microwave push-pull operation at medium power levels, as this technology would give
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Figure 6.49: Linear odd mode Re[ZF0] before (dashed) and after (solid) correction by the
balanced matching network. Frequencies shown 3− 15GHz.
Technology Part/Technology
code
RL/DDS /Pout @ Freq
(GHz)
CDS/Watt
(pF/W )
ΩCDS
(ΩpF )
Infineon 28V LDMOS PTFA220041M 50Ω / 4.5pF 5.5W @
1.03GHz
0.8 225
Freescale 50V LDMOS MRFE6VS25NR1 25Ω / 16pF 25W @
1.03GHz
0.6 400
RFMD 0.3µm GaAs FD30 65Ω / 0.27pF 0.75W
@ 10GHz
0.35 18
RFMD 0.5µm GaN RF3930D 95Ω / 1.4pF 16W @
2GHz
0.1 130
Triquint 0.25µm GaN TGF2023-2-01 75Ω / 0.5pF 4W @
10GHz
0.13 38
Table 6.1: Comparing various device technologies by their drain capacitance RL factors
and per Watt factors. Lower ΩCDS are better.
the lowest value of CDS if scaled to an optimum push-pull RL of 25Ω.
It is important to note that this table considers only the technology output/drain characteristics
and ignores the problem of input matching. The area of input/interstage matching is
of primary importance in wideband amplifiers, typically being the primary bandwidth
limiting factor. This topic has not been addressed by the current work and requires careful
consideration when working with common source FET devices over these extremely wide
bandwidths.
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7 Conclusions and future work
This thesis has presented a collection of novel techniques, which have demonstrated
the ability to significantly advance the state of the art performance of high η, wideband
microwave power amplifiers. This chapter aims to briefly summarise the significant
achievements of each previous chapter and to present some suggestions for future work.
Input Harmonic Shorting
Chapter 3 highlights the importance of appropriately terminating the harmonic source
impedances with a short circuit to achieve an efficient output current waveform, by minimising
the distorting effect of the input (gate source) varactor. Measured waveforms have been
presented for the first time, which proves that the effect of input harmonic short circuits
agrees with the theory.
Suggestions for future work,
• Integration: The work presented in this chapter has focused on test cells, which
provided convenient access to the intrinsic transistor terminal waveforms,
but did not demonstrate the technique integrated into a full PA design. A
comparison between two single stage designs, one with input harmonic shorts
and the other with a conventional input match, both with identical output
matching, could more effectively demonstrate the benefits of this technique
integrated into the design flow.
• Topology Study: A study investigating the comparative efficacy of various
circuit topologies was not conducted. A review of a selection of topologies
capable of providing short circuits at the harmonics as well as appropriately
matching the fundamental, compared with a conventional input matching
network, would be extremely useful to the PA designer.
• Frequency and Technology Comparison: The focus of the experimental
work here was restricted to studying a GaAs pHEMT transistor at X band
frequencies. No work has been performed to analyse how the effectiveness
of this technique varies with frequency or device technology.
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Clipping Contours
Chapter 4 presents the novel clipping contours tool, which expands upon earlier work
on continuous modes. This tool enables amplifier designers to visualise the effect of
harmonic impedances on the value of Vmin and thus avoid voltage clipping, current waveform
modulating harmonic impedance combinations. The ability to easily view this relationship
in the impedance domain reduces the need to perform lengthy multi harmonic load pull or
non-linear simulations. The derivation of the tool has been presented and the implications
(for the PA designer) and multi harmonic PA design generally has been carefully explained.
The ability of the tool to predict correctly the areas of maximum second harmonic efficiency
in the presence of an arbitrary fundamental impedance has been demonstrated using load
pull. Finally the tool was integrated into the Microwave Office CAD environment and
used to develop a 10W demonstrator giving η = 60% over 1− 2.9GHz.
Suggestions for future work,
• Third Harmonic: Initial work on incorporating the third harmonic showed
promising results but did not yield a closed form solution. If this problem could
be solved it would yield a significant advancement on the second harmonic
clipping contours.
• Non-Linear CAD Integration: The current CAD implementation assumes
an ideal half wave rectified current waveform when calculating the clipping
contour. The use of a non-linear model (if available) to simulate a more
representative current waveform could improve the accuracy of the clipping
contour tool, especially in the final stages of a design.
• Extension to Modulated Circuits: The clipping contour tool in its current state
assumes a fixed drive (i.e. a constant amplitude current waveform). The tool
could conceptually be expanded to include drive power as a parameter, showing
how the clipping contour moves with drive and also load modulation. Varying
drive, for example, will scale current and voltage proportionally, whereas load
will vary voltage inversely to the current.
Planar Baluns for Push-Pull amplifiers
Chapter 5 explained how baluns can be used in place of more traditional filter matching
networks to construct amplifiers with greater than octave bandwidths, whilst maintaining
high efficiency. A novel extension to the coupled line analysis method was presented,
enabling the correct modelling of planar baluns. A variety of common planar balun
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topologies were fabricated, measured and compared using this method. Further analysis
provided a “golden rule” for designing full Marchand baluns, guaranteeing the elimination
of the degrading ZINNER effect inherent in planar balun designs. The best topology
was selected and optimised using this new theory to create an “optimal” full Marchand
balun which, to this author’s knowledge, possessed the greatest FBW of any low loss
balun ever presented on single layer thin film Alumina. Advanced multilayer structures
were investigated briefly and showed the potential for decade bandwidth performance, but
require further work to implement.
Suggestions for future work,
• Develop Multilayer Structures: The multilayer structures fabricated in this
work were flawed but demonstrated extremely promising low loss and high
ZINNER isolation. Modifications to the designs, increasing ZOUTER further by
narrowing the lower strip, and improved de-embedding could yield significant
improvements over the Alumina structures.
• Simulation Verification: Through the course of the study various simulation
tools were used to attempt to predict the performance of the coupled line
structures. A reconciliation of the measured data with the simulations could
better enable the balun designer to choose the appropriate simulation tool, so
as to minimise the simulation time without sacrificing accuracy.
• Footprint Optimisation: The focus of this work was absolute balun
performance, no attempt was made to optimise the designs for surface area.
Further work on the effect of “curling” or compressing these circuits and any
increase in parasitic coupling would be extremely informative.
Push-Pull Amplifiers
Chapter 6 used some of the baluns developed in chapter 5 to implement a number of
push-pull amplifier output stages. The alumina balun amplifiers displayed remarkable
double octave performance with η values approaching 45%, highlighting the power of
the push-pull technique when paired with these optimal baluns. The fabricated amplifiers
struggled to maintain these peak efficiencies over the full design bandwidth. Additionally,
the problems of implementing extremely wideband drivers, interstages and input baluns
were not addressed, all of which require further attention.
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Suggestions for future work,
• Peak Performance Across Bandwidth: The task of ensuring the transistors
were matched correctly, taking account of parasitics and feed structures was
not thoroughly studied. Optimisation of the feed networks and analysis of
the impedances presented to transistors may solve the problem of large peaks
in performance. “Balanced matching” has been suggested as a solution to
controlling these impedances over extremely wide bandwidths. The clipping
contour tool and input harmonic shorting theories developed in previous
chapters could easily be used to guide this optimisation.
• Input Match: The fabricated amplifiers assumed a differential drive signal.
Whilst this may be beneficial in some system architectures, most conventional
transmitter designs require the PA to accept an unbalanced input signal. How to
split this signal into a balanced drive signal without compromising bandwidth
or efficiency will require further investigation.
• Broadband Interstage: Similarly to the input matching problem, interstage
matching across these double octave to decade bandwidths whilst maintaining
high efficiency operation is a significant challenge that this work has not
addressed.
• Circuit Footprint: The effect of optimising the circuit footprint and the
influence of any parasitics which could be introduced as a result has not been
studied. The subsequent effect on amplifier performance and any increase in
simulation complexity is worthy of further consideration.
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Appendices
Appendix A: Microwave Office Clipping Contours Demo
Figure 1: Output equations which calculate the clipping contour.
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Figure 2: Associated schematic “TB OUTMATCH”.
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Appendix B: Cree CGH40010F deembedding network
Figure 3: De-embedding schematic. Picture taken from Microwave Office.
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Abstract — Typically performance maxima in terms of output 
power, efficiency, etc. are determined from analyzing, effectively 
“data mining”, load-pull measurements.  This approach while 
identifying relevant design information provides no insight into 
the origin or location of the relevant maxima.  However, if 
during load-pull measurements the RF I-V waveforms are also 
measured this insight is available.  Measured RF I-V waveform 
load-pull information from a 10x75um Gallium Arsenide 
transistor operating in class-B at 8GHz is used to correctly 
identify the effect of the knee region of the transistor I-V 
characteristic on power and efficiency.  As a consequence the 
location of the drain efficiency contours on the Smith Chart are 
explained in terms of Vmin and current waveform compression.  
Index Terms – Amplifier Knee, class-B, high efficiency, 
waveform engineering, power amplifier 
I. INTRODUCTION
RF Power Amplifiers (RFPAs) are a key component in 
modern communications systems.  A large proportion of 
system power is usually devoted to amplification of the RF 
signal to overcome losses in the transmission medium.  These 
large powers mean that the efficiency of the RFPA can have a 
large effect on overall system efficiencies.  Much work has 
gone into improving the efficiencies of RFPAs in recent years 
[1]-[5]. 
Cardiff University has been at the forefront of 
investigations into RF I-V waveform engineering or shaping 
for efficiency improvement of High Power Amplifiers 
(HPA’s).  The ability to view measured waveforms of the 
device in operation and compare these to the theoretical 
waveforms have yielded extremely high efficiency amplifiers 
and new modes of operation [3].  It has also been observed 
that not all devices perform optimally in each mode of 
operation [6].   
This work attempts to utilize the ability to view waveforms 
to explain the impact of the knee effect on drain efficiency. 
II. WAVEFORM ENGINEERING
RF I-V Waveform measurements when combined with 
active load pull systems, the waveform engineering element, 
are generating a wealth of information that has the ability to 
give great insight into the operation of high frequency 
transistors.  In the past, amplifier design methodologies 
utilizing load pull measurements concentrated on plotting 
figures of merit, power, efficiency, etc., versus impedance on 
a smith chart.  By definition these figures of merit were a 
form of data mining from the waveforms present at the device 
terminals showing some relevant key performance indicators.  
Using legacy instrumentation this focus on key performance 
indicators was unavoidable due to measurement constraints.  
The ability to analyze voltage and current waveforms directly 
however, poses the question as to whether these figures of 
merit are necessarily now the best information to use for data 
mining when targeting design objectives. 
III. SIMPLE KNEE EFFECT IN THEORY
Simple high efficiency amplifier theory does not consider 
the knee effect in calculating efficiency and output power.  A 
perfect device model with no knee assumes the device is able 
to operate, at a point in the cycle with absolutely no drain 
source voltage and saturated current.  This oversimplified 
condition does not apply to real devices, especially in power 
devices which, even at moderate powers, operate at hundreds 
of milliamperes. 
Using a hard limiting IV model offers a way to, at a very 
basic level, quantify the effect of the knee on amplifier 
performance. 
Fig 1. Definition of Idss, Imax, Vk, Vmin and Vdc. 
978-1-4673-0282-1/11/$26.00 ©2011 IEEE
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TABLE I 
EFFECT OF KNEE VOLTAGE ON AN IDEAL DEVICE IN CLASS B 
Vmin/Vdc (V)  (%) Power Loss (dB)
0 78.5 0 
0.04 75.07 -0.2 
0.09 71.58 -0.4 
0.13 68.1 -0.62 
0.18 64.6 -0.85 
0.22 61.1 -1.1 
Table I states how this minimum voltage limit can affect 
drain efficiency and output power.  An increase in knee 
voltage will also require a reduced drive level to prevent 
overdriving and clipping the waveform, resulting in a 
reduced efficiency [7]. 
If we define drain efficiency (η ) as 
DC
F
P
P 01
=η (1) 
Then η  for the class B case with a Vmin condition imposed 
becomes 
( )
DC
MINDC
V
VV −
= .
4
πη (2) 
The decrease in efficiency associated with increased Vmin
comes from the MINDC VV − term in the equation for 
fundamental current.  Table 1 assumes the class B current 
waveform is unaltered and that the voltage waveform alone is 
limiting the efficiency, as shown in (2). 
The presence of drain efficiency optima clearly is 
inconsistent with this simple theory which would seem to 
suggest, looking at Fig 1, maximum efficiency at high loads.  
If we perform load pull at a constant Pin we must also 
consider the effect of the knee region on the current 
waveform. 
IV. WAVEFORM MEASUREMENTS
Fig 2: Measured drain efficiency contours vs. Vmin (V) and 
compression (ratio of third harmonic to fundamental current) 
contours for a deembedded device in class B.  Drive level held 
constant. 
Fig 2 shows an example of contours that could not be 
plotted without waveform data.  They show the relationship 
betweenη , Vmin and a third figure, third harmonic current 
over fundamental current. 
In a half rectified current waveform the third harmonic 
current should be zero, so any third harmonic current shows 
the presence of compression in the current waveform. 
Fig 3: Measured waveforms from test device demonstrating the 
Vmin compression tradeoff 
Fig 3 summarizes the effect shown in Fig 2 by constraining 
the analysis to the real impedance plane.  Here it appears 
there is a tradeoff between Vmin and current wave 
compression.  The surprising aspect of this figure is the 
amount of third harmonic current present at the optimum 
drain efficiency point.  This suggests there exists a set of 
waveforms which contain significant third harmonic current 
while maintaining high efficiency. 
978-1-4673-0282-1/11/$26.00 ©2011 IEEE
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Fig 4. Load lines deembedded to the Igen plane of a device where 
the output resistance is being swept with constant Pin. 
Fig 5: Waveforms of the optimum η load line shown in Fig 4. 
Fig 4 shows measured load lines, where output load is 
swept along the real part of the smith chart with a constant 
input power.  The shape of the load line close to the knee of 
the higher impedance states shows the flattening of the top of 
the waveform as the waveforms begins to impact the knee 
region.  Fig 5 shows the IV waveforms of the load line with 
the highest η.  It becomes apparent by looking at the 
waveform data here that the conventional half rectified 
current waveform does not hold the optimum solution for η in 
this case. 
V. ANALYTICAL COMPRESSION ANALYSIS
Seeing that current waveform compression is occurring in 
measured device waveforms, we could now consider if this 
observation can be supported by folding a simple analytical 
analysis of current waveform compression into (2). 
Fig 6 defines α, a measure of the conduction angle of the 
normalised input voltage waveform (and thus the output 
current waveform) in a simple hard limiting case. 
Fig 6: Defining the compression angle α in terms of input voltage.  
Vin is normalized so zero is pinch off and one would give Idss at the 
output. 
Fig 6 and equations (3)-(6) are taken from [7] but have 
been simplified to the class-B case.  α  is defined as 
SV
1
)cos( =α (3) 
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Using (2) now but substituting in the new values for DCI
and 01FI gives a new equation for efficiency which 
incorporates the effect of Vmin and compression.  
( )
DC
F
DC
MINDC
I
I
V
VV 01.
−
=η (6) 
Using (6) we can now attempt to support the Vmin versus 
compression hypothesis for the shape of drain efficiency 
contours by comparing measured data from Fig 3 and 
predicted efficiency. 
While analytically possible to incorporate compression into 
drain efficiency predictions, an alternative approach would be 
to perform load pull, not under constant drive, but under 
constant current waveform compression.  This would 
eliminate α and demonstrate for a particular compression 
level the optimum load impedance.  The compression level 
could initially be determined by amplifier gain or power 
requirements. 
  
Optimum η
Waveform 
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Fig 7: Predicted vs. Measured drain efficiency for device A with 
decreasing output resistance at a constant input drive.  Here 
MINV
1
=α
Fig 8. Predicted vs. Measured drain efficiency for device B with 
decreasing output resistance at a constant input drive.  Here 
MINV
5.2
=α . 
Fig 7 and Fig 8 show measured and predicted values of η
for two GaAs HEMT 10x75um devices.  It can be observed 
that the measured and simulated values for η  are highly 
correlated.  α  has been chosen here as inversely proportional 
to Vmin to simulate the measured data shown in Fig 3.  The 
compression characteristics of devices will vary depending on 
their knee profiles and their small signal gain characteristics.  
This simple η  analysis demonstrates how Waveform 
measurements and theory can come together to provide a 
greater understanding of device operation. 
VI. CONCLUSION
Waveform measurements have been used to demonstrate 
how both Vmin and compression against the knee region 
contribute to η  variation in a constant drive load sweep.  A 
simple equation linkingη , Vmin and device compression has 
been presented and used to demonstrate consistency between 
waveform based theory and measured data.   
Waveform investigations on two sets of measured data from 
10x75µm Gallium Arsenide FETs showing good correlation 
between predicted and measured drain efficiency variations. 
Optimal drain efficiency was shown to occur under quite 
considerable compression. 
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Abstract— A novel extended formulation of the “continuous
mode” voltage waveform equation is presented for RF power
amplifiers. This leads to the complete determination of a new
design tool termed the “second harmonic clipping contour”. This
tool allows the designer to quantify the effect of a non ideal
fundamental load impedance on the Class B/J second harmonic
matching conditions. This tool is shown to enable the designer
to work more effectively with complex wide band matching
networks that avoid areas of the smith chart which will cause
clipping of the current waveform and hence, undesirable non-
linear behavior. Complex waveform analysis is shown displaying
the predicted current waveform clipping when the second har-
monic impedance violates the clipping contour boundary.
Index Terms— RF Power Amplifier, Class B/J, Waveform
Engineering, Wide Bandwidth, Clipping Contours.
I. INTRODUCTION
RF power amplifiers (RFPAs) have, both historically and
currently, been designed by attempting to realize various
well-analyzed modes, many of which have been the subject
of extensive research in recent years [1]–[6]. These modes,
however, define only singular impedance points in a multi-
dimensional harmonic impedance space; the effect of a practi-
cal circuit response which inevitably “misses” such a singular
point in any of the harmonic dimensions has never historically
been analyzed [7]. This is a frustration for designers where
the task of realizing a practical circuit that meets the singular
conditions of a particular PA mode over a range of frequencies
is limited by theoretical as well as practical constraints.
This paper presents some further analysis of the Class B/J
continuous mode, part of continuous mode theory as described
in previous work [8]–[12]. The resulting equations yield a
useful new graphical tool called the “second harmonic clipping
contour”.
Crucially, the clipping contour displays (for any given
fundamental impedance) the region of the smith chart where
the second harmonic impedance will not cause the voltage
waveform to interact with the knee. This enables the designer
to target a voltage waveform that will avoid efficiency and
power degrading modulation of the current waveform.
II. BACKGROUND AND THEORY
It was proposed in [13] that the high efficiency RFPA
design task can be summarized concisely, inasmuch as the
most efficient current waveform (at the current generator or
Igen plane) is well defined and essentially “universal” [7],
regardless of the particular device size, type or frequency.
The optimum current waveform is one which maximizes the
in phase fundamental to DC harmonic ratio and hence drain
efficiency (η). This waveform is a close approximation to a
half-wave rectified sine wave, and is usually engineered by
using the pinch off characteristic of the device.
The design task therefore is to present the device output with
a multi-harmonic impedance environment that fulfills these
goals, or constraints:
a) Maximizes the in-phase fundamental voltage component
(V1r) to give maximum power.
b) Minimizes the DC voltage component (VDC).
c) Creates a device-plane output voltage waveform that
does not attempt to cross, or “grazes” zero (assuming
a zero knee ideal device, this simplification is easily
removed at a later stage).
In [8] it was shown that the voltage waveform V(θ) can
be represented in a useful manner as a sum of harmonic
components.
V (θ) = VDC − V1rcosθ + V1qsinθ +
N∑
n=2
Vnqsin(nθ). (1)
0 < θ ≤ 2pi
The coefficients can be conveniently normalized about the
DC level, thus effectively coupling goals a) and b), giving
vnr =
Vnr
VDC
, vnq =
Vnq
VDC
.
n ≥ 1
(2)
The design task therefore, is to find sets of coefficients vnr
and vnq , that maximize the value of v1r but produce a V (θ) ≥
0 for all values of θ. The Class B/J voltage waveform as given
in (3), fulfills these criteria for a range of v1q values [8].
V (θ) = (1− cosθ)(1 + βsin(θ).
−1 ≤β ≤ 1 (3)
The limitation of this formula is that it only allows voltage
waveforms which contain v1r = 1 and v2r = 0. If the
fundamental impedance deviates from the load line impedance
(i.e. v1r 6= 1), (3) contains no information on how the system
will behave.
In addition, this formulation contains no third harmonic
voltage (implying a short circuit third harmonic impedance).
While this is not a valid statement for most RFPA designs,
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measured data implies that this simplification does not corrupt
the underlying relationship between the fundamental and sec-
ond harmonic impedances. This may be explained by the fact
that pHEMT devices operating at GHz frequencies have shunt
capacitive parasitics which are large relative to their load line
impedance. This has the effect of providing a highly reflective
impedance to the device current generator approaching the
third harmonic, limiting the effect of the third harmonic
voltage.
In practice, any real wideband matching circuit will “miss”
these optimum conditions at most frequencies in the design
band. It is therefore appropriate to consider a more generalized
version of (3) which allows for lower power and efficiency
performance but still generates “zero-grazing” waveforms.
V (θ) = (1− cos(θ + δ))(1 + βsin(θ + γ).
0 ≤δ, γ < 2pi
−1 ≤β ≤ 1
(4)
(4) represents just such an equation, where δ and γ are new
independent parameters. The effect of these new parameters
is to generalize (3) and thus allow for cases where both
v1r 6= 1 and v2r 6= 0. This new equation contains all the
information necessary to describe the non ideal case, almost
always presented by real wide band matching circuits, in a
purely analytical fashion.
Taking the Fourier Series of (4) and fixing v1r and v1q
(thus eliminating δ and γ) yields a linear set of v2r and v2q
solutions for all values of β. Converting to impedances gives
the “clipping contour” as shown in Fig. 1.
Fig. 1: Second harmonic clipping contour for v1 = 0.9 +
j0.5. Three voltage waveforms are shown for v2r=0, 0.1 &
0.2 showing the clipping contour represents the zero grazing
boundary.
Fig. 1 shows how a reduction in v1r allows the device to
absorb a non zero v2r without producing a voltage waveform
which will modulate the current waveform. It also shows a
large degree of reactive freedom, proving the v2q/v1q relation-
ship described in Class B/J theory is in practice, very forgiving.
This technique is valid for any combination of v1r and v1q ,
thus a unique second harmonic clipping contour can be drawn
for any fundamental impedance. Fig. 2 shows alternative
clipping contours to illustrate this generality.
Fig. 2: Showing second harmonic clipping contours changing
with ZF0. Sub figure highlights the area the designer should
attempt to place the second harmonic impedance (Z2F0) to
avoid current waveform clipping.
The corollary of the second harmonic clipping contour is to
define fixed values of v2r and v2q and solve (4) for v1r and
v1q . This is shown in Fig. 3. Again, the two new independent
variables are eliminated, leaving behind a pair of equations for
v1r(β) and v1q(β) for −1 ≥ β ≤ 1.
Fig. 3: Fundamental clipping contours a) without v2r=0V and
b) with v2r=0.15V substantial real second harmonic voltage.
Previous work [9] has suggested similar contours (without
derivation) and their benefits to the PA designer in realizing
high efficiency, broad band amplifiers. This paper expands
on this earlier work by providing a solid theoretical basis
for the generation of clipping contours and critically, the
generalization provided in (4) allows clipping contours to
be generated for any v1r, not just unity. This is a crucial
development in linking theory with practical matching network
design.
III. DEVICE MEASUREMENTS
Fig. 4: Measured GaAs pHEMT in fixture.
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To validate the clipping contour analysis, a Triquint 0.25µm
GaAs pHEMT device (see Fig. 4) was load pulled using
an active load pull system developed at Cardiff University
[14]. The system was designed to present a broadband 50Ω
impedance at all frequencies other than those being load
pulled. The device was mounted on a pre-characterized hybrid
test fixture and probed using a Cascade wafer probe station.
All data shown is measured at 3GHz and the loads are
deembedded to the Igen plane. Efficiencies in excess of 80%
have been measured.
(a) (b)
Fig. 5: Measured η versus Z2F0 with second harmonic clip-
ping contour (calculated using the measured ZF0) superim-
posed.
Fig 5 clearly shows a strong correlation between the mea-
sured reduction in drain efficiency as the second harmonic
impedance strays from the constraints of the second harmonic
clipping contour.
Fig. 6: Measured waveforms for the two highlighted second
harmonics in Fig. 5 (b).
Fig 6 displays measured waveforms for a second harmonic
impedance outside (circles) and inside (crosses) the clip-
ping contour. The current waveform with a second harmonic
impedance outside the clipping contour clearly shows the
top of the current waveform being truncated as the voltage
waveform interacts with the knee region.
IV. CONCLUSION
A novel, generalized, voltage wave formulation for the
continuous class B/J RFPA design space has been presented.
This formulation leads directly to a qualitative design tool
called a clipping contour, which enables the effect of second
harmonic components in the voltage wave to be visualized
in a highly instructive manner during the design process.
The validity of this tool in practical RFPA design has been
explored and experimentally validated using both on wafer
device measurements and complex waveform analysis.
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Waveform Evidence of Gate Harmonic Short
Circuit Benefits for High Efficiency
X-Band Power Amplifiers
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Abstract—An active load pull waveform measurement system
has been utilized to investigate, by drain current waveform anal-
ysis, the effect of short circuits at the second and higher harmonics
on the gate of a 750 Gallium Arsenide transistor. It is con-
firmed that the half wave rectified sinusoidal current waveform
necessary for modes of operation such as class B, J and F is not op-
timally generated at X-Band frequencies for transistors controlled
purely by bias. The disrupting effect of the nonlinear device gate
capacitance must be accounted for to take full advantage of these
high efficiency modes. The addition of a simple wide band filter
circuit at the input of a MMIC test cell to “short” the gate higher
harmonics is shown to force the drain current waveform towards
the ideal case and hence yield a significant increase in drain effi-
ciency of up to 10 percent.
Index Terms—Class B/J, GaAs HEMT, input harmonic, power
amplifiers (PAs), varactor.
I. INTRODUCTION
H IGH power amplifiers (HPAs) are a ubiquitous elementin medium and long range communications systems such
as radar, microwave, satellite links and mobile base stations.
The quest for higher data rates and thus larger bandwidths are
driving applications up in frequency where spectrum is more
readily available.
To achieve conventional high efficiency modes of operation
used in HPA design, designers attempt to deembed the transistor
output parasitics and present specified impedances to the in-
ternal theoretical device current generator plane (Igen plane).
The aim is to generate a highly efficient voltage waveform from
a known current waveform, typically a half wave rectified sinu-
soid. This current waveform is normally generated by applying
appropriate bias conditions [1]–[4].
It has been established that the intrinsic gate capacitance of
microwave pHEMT devices is voltage dependent and thus non-
linear [5]. This varactor has long been assumed to produce dis-
torting effects which limit the performance of microwave tran-
sistors at higher frequencies by pushing the output current wave-
form away from the ideal half wave rectified sinusoidal case.
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Fig. 1. Transistor Test Cells. (a) No input match, (b) Input 2nd and higher har-
monics short circuited.
Published work has shown measured improvements in drain
efficiency [6]–[8] and linearity [9], [10] by presenting a
short circuit to the gate second and higher harmonics. Theo-
retical analysis and low frequency measurements of the effect
of the gate varactor on the output current waveform have also
been published [11]. Active injection of second harmonic sig-
nals at the gate has been used to improve efficiency by optimally
shaping the gate voltage waveform to produce a half wave rec-
tified sinusoid [12] but this is outside the scope of this work.
Of the aforementioned work which has shown or predicted
improvements in performance by short circuiting the gate
higher harmonics, none show measured waveforms to prove
the link between theory and observed efficiency improvements
at X Band frequencies. To this authors knowledge, calibrated
waveform measurements have never before been investigated,
displaying the benefit of harmonically shorting the gate varactor
at these frequencies.
II. MMIC TEST CELLS
To investigate the effect of the parasitic gate varactor on de-
vice waveforms at X-band frequencies, two test cells were de-
signed and produced (Fig. 1). The first is a transistor without
any matching and the second is an identical transistor furnished
with an input matching network (IPS) which provides a very
compact, yet broad bandwidth short circuit termination at both
the second and third harmonic. An input filter is used in this case
as opposed to source pull to demonstrate the practical viability
of the technique and the low footprint required for implementa-
tion. Both transistors were Gallium Arsenide 750 pHEMTs
with a gate width of 0.25 designed for X-Band operation
from RFMD.
Fig. 2 shows a simplified schematic of the input filter network
pictured in Fig. 1(b) and a Smith chart showing the fundamental
(8–12GHz), second and third harmonic impedances for a 40%
fractional bandwidth. The measured S-parameters of the filter
1531-1309/$31.00 © 2013 IEEE
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Fig. 2. Schematic of the input higher harmonic shorting filter (all electrical
lengths relative to 10 GHz). The modeled (dashed) and measured (solid) S-pa-
rameters of the network as seen from the gate of the FET are shown on the right.
(Additional Series RL stability network on input filter not shown in schematic
for clarity).
were also used to deembed the gate waveforms to allow com-
parison between the gate voltage waveformwith andwithout the
harmonic short circuit present. The input filter provided a max-
imum of 15 dB isolation at the third harmonic, far below the
dynamic range of the measurement system making gate wave-
form measurements possible.
III. WAVEFORM MEASUREMENTS
A waveform measurement system developed at Cardiff
University [13] was used to measure gate and Igen waveforms
at 8 GHz. Amplitude and phase accuracy of better than 2%
and are expected respectively. The waveforms were deem-
bedded to the FET using measured feed line test cells and then
further deembedded to the current generator using linear Ld,
Rd and Cds values estimated from the foundry data sheet [5].
Active load pull was used to achieve second harmonic class B.
All other impedances are terminated with 50 at the calibrated
plane (probe tips).
Fig. 3 shows two measured current waveforms from the
two test cells. Both waveforms have been measured at ap-
proximately the same output power, deembedded to the Igen
plane. Both test cells were load pulled at the Drain funda-
mental and second harmonics to maintain the same impedances
(shown in the table below the figure), giving both waveforms
approximately equal output power. This is the ideal condition
to analyze the current waveform, when there is enough input
voltage swing to generate harmonics across the gate varactor
but the current waveform is kept away from the knee region.
It can be seen that the current waveformwith circular markers
is much closer to the desired half wave rectified current wave-
form. Visual inspection alone reveals the effect of the gate var-
actor in increasing the conduction angle of the current waveform
as described in [11], thus reducing the desirable / ratio
which must be as high as possible to achieve high values of .
The table below Fig. 3 shows that the waveform from the fil-
tered test cell exhibits an statistic close to the ideal
0.48 of a pure half wave rectified sinusoid and an
value significantly better than the non filtered test cell.
It is important to note that, as the devices are not operating at
full power, comparison of alone does not display the full pic-
ture. The presence of a higher peak current value in the filtered
Fig. 3. Class B Output current waveforms for a backed off output power
(24 dBm) at the transistor gate plane with (circles) and without (crosses) gate
higher harmonic short circuit filter. Deembedded drain impedances shown in
table.
Fig. 4. As for Fig. 3 but showing interaction with the knee region
. Deembedded drain impedances shown in table.
current waveform, an effect which will be lost as the devices
run into compression, limits the value of . It is still important
to observe the two waveforms, before interaction with the knee
region occludes the data, as evidence of the varactor effect.
Fig. 4 displays the current waveforms measured when the
power is increased into compression. Here the current wave-
forms shown have equivalent magnitudes of fundamental drain
current (100 mA). The current waveform of the filtered test cell
is now experiencing some distortion at the top of the conduction
angle. The absence of this effect in Fig. 3 suggests this is due to
interaction with the knee region. It is significant that the wave-
form largely maintains the near ideal and
values. It is clear the current waveform obtained by shorting the
gate second and third harmonics is superior for high efficiency
operation.
Fig. 5 5 highlights the trade-off between gain and efficiency
between the two test cells. The measured ohmic loss of the input
filter is approximately 1 dB. A redesigned filter may be able
to minimize this loss and would likely compare more favor-
ably with a filter that attempts to provide the same fundamental
match without the appropriate higher harmonic terminations.
Fig. 6 shows how the gate voltage waveform is altered by the
addition of the input filter. This waveform again clearly shows
the reduced conduction angle of the input filtered test cell and
overall a lower harmonic content, reducing voltage stress on
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Fig. 5. Compression characteristics with (circles) and without (crosses) gate
higher harmonic short circuit filter (IPS).
Fig. 6. Gate voltage waveforms corresponding to the current waveforms shown
in Fig. 4.
Fig. 7. As for Fig. 3 but now in a class B/J operating mode .
Deembedded drain impedances shown in table.
the gate-drain boundary as well as providing an improved drain
current shape.
Fig. 7 shows the two test cells under similar conditions but
now operating in class B/J mode. The efficiency benefit due to
reduced conduction angle and higher of the filtered
test cell is maintained showing this effect is independent of the
mode of operation.
IV. CONCLUSION
A simple, compact test fixture MMIC has been designed to
demonstrate the effect of providing a short circuit at the second
and third harmonics to the transistor gate. Waveform measure-
ments at X-band have clearly shown the distorting influence of
the gate varactor on the gate voltage waveform and Igen current
waveform. Proper filtering of the gate harmonic impedances has
demonstrated a substantial increase in drain efficiency and this
has been discussed and explained in reference to the waveform
measurements.
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Continuous Mode Power Amplifier Design Using
Harmonic Clipping Contours: Theory and Practice
Tim Canning, Student Member, IEEE, Paul J. Tasker, Senior Member, IEEE, and Steve C. Cripps, Fellow, IEEE
Abstract—A novel graphical power amplifier (PA) design tool,
the “clipping contour,” is introduced and described. Using the now
well-publicized continuous Class-B/J voltage waveform formula-
tion as a starting point, a process is derived that allows contours
to be constructed on a Smith chart that define the “zero-grazing”
fundamental and harmonic impedance conditions. Theoretical
equations are defined and solved whereby the contours can be
drawn in real time in a computer-added design environment. A
key and novel result from this theory is the definition of a 2-D
harmonic design space that opens up rapidly as small conces-
sions from optimum power and efficiency matching conditions
are made. A design example is described and fabricated, which
demonstrates the utility of using the second harmonic clipping
contour during the PA design process. A 10-W GaN demonstrator
gives measured continuous wave power 8.5 W, efficiency 60%,
and better than 30-dB adjacent channel power ratio over a
bandwidth of 1–2.9 GHz.
Index Terms—Class B/J, clipping contour, continuous modes,
power amplifier (PA), waveform engineering.
I. INTRODUCTION
P OWER AMPLIFIERS (PAs) are crucial components inalmost all communications systems. They typically draw
the largest proportion of dc current of all components in the
RF transmit chain. As a result, their performance requirements
dictate many other factors in the system, such as dc supply
voltages, current ratings, cooling requirements, and space.
Achieving high efficiency in the PA has thus long been the
subject of intense research [1]–[12].
In addition to efficiency, it must be recognized that as the
final active component in the transmit chain, the linearity of the
PA will make the biggest contribution to the system linearity
figures of merit. Modern communication systems place strin-
gent requirements on transmitter linearity by specifying tight
error vector magnitude (EVM) and adjacent channel power
ratio (ACPR)/alternate channel power (ALT) requirements on
the system [13]–[15]. These regulations prevent operation of
the PA at high levels of compression; but simply reducing
the drive power generally results in lower PA efficiency, thus
requiring more or larger PAs to achieve the same transmit
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power, resulting in an increase in both system purchase and
running costs [16].
Numerous techniques have been available, for many years,
that are able to improve the “power-back-off” (PBO) efficiency,
for example, the Doherty PA [17]–[19]. However, in practice
these techniques do not, in general, bypass the need to imple-
ment corrective linearization techniques, such as digital pre-dis-
tortion, to meet linearity requirements. Implementation of these
techniques usually, indeed inevitably, results in further degrade
system efficiency.
Some of the distorting properties of the PA are intrinsic, such
as non-linearity of the transconductance, and voltage depen-
dence of the various parasitic capacitances. These kinds of non-
linearity, widely characterized in the literature as “weak” non-
linearities, can usually be negated effectively using a predis-
torter. Clipping effects, however, are “strong” non-linearities
and avoiding them requires a waveform engineering approach
[20]. By choosing modes in which the transistor is maintained
in a quasi-linear region of the I–V characteristic, strong non-lin-
earities can be minimized. The continuum of modes often called
Class J or Class B/J (discussed in Sections II and III) and the
more recent continuous Class F or Class F/J [21]–[23] are exam-
ples of this approach. Thesemodes target clearly defined voltage
and current waveforms at the intrinsic current generator of the
transistor. The voltage and current waveforms are prescribed to
be efficient, but avoid strong interaction with the transistor knee
region. Prior work has demonstrated that PAs designed targeting
these modes are capable of excellent efficiency, linearity, and
bandwidth [22], [24]–[26].
We note here in passing that so-called switch modes, such as
Class E [4], do make deliberate use of the knee region in order
to implement switching action. As such, knee interaction is not
necessarily harmful from an efficiency standpoint alone; here
we are primarily concerned with maximizing efficiency while
maintaining linearity and predistorter efficacy.
This paper presents again an important extension to the
voltage formulation first presented in [21] that empowers the
designer to recognize the design tradeoffs when attempting to
realize these PA modes. This new formulation defines a larger
and more comprehensive set of zero-grazing voltage waveforms
that allow for design tradeoffs against the optimum conditions
for power and/or efficiency. The result of this is, for any given
fundamental impedance , the designer can compute and
display a 2-D zone of second harmonic impedance terminations
that will generate a non-clipping voltage waveform.
The equations for optimal generation of these second harmonic
impedances are derived and discussed in Section IV.
0018-9480 © 2013 IEEE
IEEE Transactions on Microwave Theory and Techniques, Vol. 62, No. 1, January 2014 192
Publications: Continuous Mode Power Amplifier Design Using Harmonic Clipping Contours: Theory and
Practice
CANNING et al.: CONTINUOUS MODE PA DESIGN USING HARMONIC CLIPPING CONTOURS 101
These impedances can be plotted on a Smith chart; inside the
boundary, the generated voltage waveform will stay above zero;
outside, the voltage waveformwill induce a strong reaction with
the knee region, causing the device to clip the current waveform,
resulting in poor linearity and ineffective predistortion.
A pair of amplifiers are designed, built, and measured com-
paring the effect of obeying and violating the boundary area
(Section VI). Simulated andmeasured data is displayed showing
the benefits of following the clipping contours condition.
II. CASE FOR CONTINUOUS MODES
The method for defining the waveforms of certain specific
classical high-efficiency modes of operation, such as Class B,
Class D, and Class F, has been well established by Snider, Raab
and others [2], [27], [28].
If we define the in-phase and quadrature components of
the intrinsic device-plane voltage and current as coefficients
of a time-varying trigonometric polynomial, where is the
harmonic order,
(1)
It is useful to normalize the coefficients to the dc term and
define in terms of the fundamental real voltage and current
(2)
thus giving the output efficiency
(3)
The formulation assumes a fixed optimal current waveform,
chosen for its high to maximize , that is “universal” for
all device sizes and frequencies [29]. A frequent choice is a
half-wave rectified sinusoid that can be implemented without
the need for complicated drive circuitry. A voltage waveform is
selected with a similarly high such that the combination of
voltage and current waveforms maximizes the fundamental to
dc real power ratio, and thus .
The voltage waveform must, however, have constraints
placed upon it to yield a practically useful result. Firstly, the
harmonic content must be suitably low so as to limit the number
of harmonics that must be controlled by the matching network;
it can usually be assumed that extremely high-order harmonics
will generally see impedances close to a short circuit due to the
devices parasitic drain–source capacitance.
Secondly, the waveformmust comply with the device physics
(see Fig. 1). It cannot, at any point in the cycle, attempt to reach
a negative value, as this would be resisted by an increasingly
strong interaction with the transistor knee/ohmic region, clip-
ping the current waveform, generating considerable non-lineari-
Fig. 1. Waveform boundaries. A STATZ FET model from the AWR Design
Environment is used here. Class A dynamic load line overlain upon the DCIV
traces to show typical device operation.
ties. If the clipping is extremely strong, this will eventually limit
. An important feature of the clipping contour design method-
ology is to ensure such non-linear excursions of voltage into the
knee region are prevented. In addition, the voltage peaks cannot
cause the device to breakdown, i.e., it must have an acceptably
low peak value.
All this is performed assuming an ideal device acting as a cur-
rent generator. Parasitics are ignored and an attempt is made to
de-embed these parasitics on a real device to look at the intrinsic
or current generator (Igen) impedances.
When translated to the impedance domain, these waveforms
result in a single set of matching impedances. The PA designer
is then tasked with designing a matching network that fulfills
these harmonic impedance criteria. This stipulation is a key
frustration for the PA designer, who is provided with matching
elements, the impedances of which change significantly over
frequency. This inevitably restricts the operating bandwidth of
these high-efficiency modes.
One approach to solving this problem is to use filters with a
large number of poles to increase the bandwidth. In practice, this
is rarely feasible as each additional pole increases the matching
circuit loss, resulting in a reduction in both power and . Con-
tinuous modes address this problem by modifying the voltage
waveform, changing the harmonic components to incorporate
the movement of the circuit impedances in the ideal matching
impedance domain. The Class B/J voltage waveform equation
is shown in (4). The result is a linear “design space,” as shown
in Fig. 2 and explained in [21],
(4)
The task of the designer is now greatly simplified. No longer
is the matching network constrained to a single set of distinct
impedances, but to the extent that the given device technology
can withstand the higher peak voltages, a degree of freedom
has been introduced that can incorporate the movement of
the matching network with frequency [30]. New high voltage
breakdown device technologies such as gallium–nitride (GaN)
are ideally suited to take advantage of these high peak voltage
modes [31]; however, the continuum has been shown to be
equally valid for more traditional GaAs and silicon technolo-
gies [24], [32].
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Fig. 2. Class B/J design space in the impedance domain.
This freedom can be used to minimize the number of poles in
the matching networks for a constant bandwidth, thereby min-
imizing loss and cost, or for the same number of poles the net-
work can target a greater bandwidth. This can be key in even
moderate bandwidth designs, where every additional filter pole
introduces loss, degrading performance.
The same is true of the continuous Class F voltage waveform
family [23] that establishes the same tradeoff between an ex-
panded matching trajectory on the Smith chart and higher peak
voltages.
III. LIMITATIONS OF CLASSICAL CONTINUOUS MODES
Fig. 2 highlights a significant limitation of the Class B/J de-
sign space. For every point on the fundamental impedance tra-
jectory, there exists a singular point on the second harmonic
plane that satisfies the original voltage equation (thus every fun-
damental point A, B, and C has a corresponding second har-
monic A, B, and C). However, it can be shown that this second
harmonic impedance must have no real part and that any devi-
ation from the appropriate amount of reactance (either more or
less) will produce a voltage waveform that attempts to “cross
zero,” violating a key constraint.
Fig. 3 shows the voltage waveforms that would theoretically
be generated if the second harmonic reactance strays from the
classical Class B/J stipulation. It is clear that straying by any
amount from the ideal second harmonic impedance will intro-
duce interaction with the current waveform via the device knee,
thus greatly degrading the linearity.
In addition to the restriction on the second harmonic, Class
B/J only allows for a value equal to unity. This means that
for a given value of (the load impedance extracted via the
load line technique), the fundamental impedance must have a
real value equal to for the entirety of the circuit bandwidth; a
difficult task when designing wideband matching networks [33]
(5)
It is not clear to the PA designer how detrimental or beneficial
it would be to introduce any more or less into the Class
B/J voltage waveform, or to have an incorrect . Outside
Fig. 3. Voltage time-domain waveforms (right) versus their corresponding fun-
damental and second harmonic impedances (left), highlighting
the effect of incorrect second harmonic reactance. Class B/J predicts a singu-
larity when .
of these constraints, the classical theory gives no guidance. It
would be extremely useful to have access to a simple voltage
waveform formulation that retains the freedom of the term in
the Class B/J formulation, but that is valid for any value of .
IV. NEW VOLTAGE WAVEFORM AND THE
DERIVATION OF CLIPPING CONTOURS
(6)
As shown in [34] and [35], (6) is suggested as a solution to the
problem of handling non-unity . Equation (6) has interesting
properties that make it suitable for PA mode design.
1) The introduction of two new phase shift operators, and
, allow the sine and cosine terms to have both real and
imaginary parts. This enables, through superposition of the
two real parts, the term to be greater than or less than
unity.
2) All of the waveforms generated by this equation “graze”
zero. That is they never go below zero and all have a value
of whereby , as suggested in [21],
3) By having three degrees of freedom ( and ), it can be
shown that by fixing and and solving the simulta-
neous equations, the formulation will yield a linear set of
solutions versus the third degree of freedom.
Point 3 is key, as it suggests that solutions to (6) represent
a boundary case. This boundary case we call the clipping con-
tour. On one side of the boundary, waveforms will attempt to go
below zero and on the other side, will never reach zero. This will
be of critical importance for a designer attempting to manage in-
teraction with the knee region.
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A. Basic Clipping Contour Drawing Methodology
The Fourier series of (6) can be calculated and normalized to
dc as follows:
(7)
(8)
(9)
It is important to note the following.
• Since the fundamental real voltage term has been normal-
ized to dc, both the output power of the PA and are gov-
erned solely by .
• The task of the second harmonic voltage is not to enhance
power or , but to produce a voltage waveform that does
not degrade power, , or linearity by clipping the current
waveform.
Filter matching networks typically become more sensitive to
component variation at higher frequencies. As a result, the typ-
ical design flow is, once a suitable network topology is selected,
to tune the lower harmonics before the higher. It would be of
greater use to the designer therefore to solve the above equa-
tions for the second harmonic, given a fixed fundamental. This
result we term the “second harmonic clipping contour.”
Mathematically we say for a given fixed fundamental voltage,
and hence, a corresponding ,
There exists a set of solutions
that result in the same values of fundamental voltage com-
ponents and ; this is defined as the second harmonic
clipping contour. For given fundamental matching conditions
defined by , a resulting set of unique solutions for
the second harmonic exists that can be calculated using the
matching free variable set
It is then possible to compute the impedances of these second
harmonic voltage components using the aforementioned fixed
optimal current waveform and to plot this boundary, or clipping
contour, on the Smith chart.
B. Optimizing Generation
In principle, if is used as the swept parameter that maps out
the clipping contour for a given set of values for and ,
(7) can be solved for and as is varied between 1 and
1. The second harmonic components and can then be
directly determined from (8) and the corresponding impedance
locus plotted out.
It is possible to identify the matching set of three indepen-
dent variables ( and ) purely iteratively, computing the
fixed harmonic (in this case, and ) for a large number
of randomly selected variations, then matching these computed
values with a certain degree of tolerance to a preselected value.
The collection of “matching” independent variables would then
be used to generate the set of and values of the clipping
contour.
In practice, to achieve an acceptable degree of accuracy
while simultaneously achieving sufficient fundamental matches
to show a smooth continuous contour on the Smith chart,
approximately 10 calculations per independent variable are
necessary. With three independent variables, this amounted to
10 calculations per contour. Even for modern computers with
hardware floating point support, this number of multiplication
and trigonometric identities is cumbersome, taking tens of
seconds per contour.
To yield a useful design tool, the calculation would ideally be
instantaneous, enabling the designer to sweep across frequency
and tune matching element values while updating the clipping
contour in real time.
One possible method to minimize computational time would
be to use numerical root-finding methods. These typically result
in only one or possibly two orders of magnitude improvement in
the calculation speed, their efficiency being dictated by the cost
of computing their cost function. Ideally, we would analytically
eliminate the redundant degrees of freedom, leaving only those
required to plot the contour.
If we consider the equations for and in (7), it is pos-
sible to rearrange both with as the subject
(10)
(11)
Subtracting (10) from (11) eliminates
(12)
Multiplying both sides by the demoninator and rearranging
for leaves a numerator on the right-hand side that can be
factorized by ,
(13)
Dividing across by yields a tangential function of
purely in terms of , that is the variable we will sweep to draw
the contour (remembering that and are “fixed” and are
thus known quantities)
(14)
Care must be taken when applying the inverse tan function
as this can lead to angle ambiguities. The remaining variable
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is found by substituting back into (10). A smooth contour can
be drawn in just over 10 calculations using the closed-form
equations.
It is important to note that (14) is only valid for the second
harmonic clipping contour. To produce a solution for the “fun-
damental clipping contour,” where and are the fixed
variables, the process must be repeated starting with (8),
(15)
(16)
(17)
(18)
(19)
The existence of fundamental clipping contours was alluded
to in [22] and [35], but only the case involving a purely reac-
tive second harmonic. In addition, no method of generation was
suggested (the figures shown were generated with intensive nu-
merical optimization).
The remainder of this work will focus on the second harmonic
clipping contour, as given by (14) and (10).
V. IMPEDANCE ANALYSIS
The second harmonic clipping contour formulation has the
ability to predict the optimal second harmonic impedance space
for any fundamental impedance, given information about the
device parasitics and optimal load impedance . Access to
this information requires either the designer or the manufac-
turer to employ a suitable de-embedding methodology so as to
extract the transistor parasitics. For higher power or high-fre-
quency devices this is a non-trivial task. There is, however, in-
creasingly widespread recognition by the device manufacturing
and modeling community of the need for PA designers to access
this intrinsic plane. As a result, package models are commonly
now made available to designers and some manufacturers are
providing “intrinsic ports” with their large-signal models. It is
also important to note that the third and higher harmonics are
assumed to be short circuited (i.e., have zero voltage compo-
nent). This approximation can be justified on the basis that the
assumed current waveform has a very low third harmonic com-
ponent.
Fig. 4 shows the clipping contour computed with set to
unity and no reactive component. This is the classical Class B
condition that generates a sinusoidal voltage waveform with a
Vmin of zero (for a device with zero knee voltage) when the
second and all higher harmonics see a short circuit. The clipping
contour demonstrates this fact by showing the only impedance
on the Smith chart that does not generate a voltage waveform
with a negative Vmin is a short circuit. Interestingly, there ex-
ists a space outside of the Smith chart that is “non-clipping.”
Fig. 4. Clipping contour drawn for and an . Second
harmonic shown in the classical Class B position.
Fig. 5. Clipping contours along one side of the Class B/J design space.
(a) Showing continuum. (b) Zoomed in.
This design space has typically been rejected because it is unre-
alizable with passive matching networks. Recently, active har-
monic injection techniques have been used to investigate this
impedance area [36].
Similarly, Fig. 5 shows clipping contours predicting the clas-
sical Class B/J design space. The clipping contours shown for
each predict the single valid passive as given by
the Class B/J equation. Again, for each point there exists
a large area outside the Smith chart that can be exploited with
active matching circuits. The key strength of the clipping con-
tours, however, is the ability to predict the non-clipping second
harmonic region in the presence of an arbitrary .
Fig. 6 shows the entirely new design space enabled by the
clipping contour formulation. By trading off only half a decibel
of output power (corresponding to a reduction in , and hence,
), the singular Class B/J design point opens to allow
a variation of in reactance and 5.5 of real variation in
.
Perhaps more significant than the discovery of this new de-
sign space is the ability of the PA designer to analyze the sensi-
tivity of this extended Class B/J design space to impedance mis-
match. Unlike this ideal theoretical case of an infinitely “sharp”
knee region, all real transistors display softer, more gradual tran-
sitions from the current limiting to the ohmic region. For the de-
signer seeking maximum efficiency, but with limited linearity
requirements, minor violations of the clipping contours is of
secondary importance to achieving an optimal match. The
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Fig. 6. Clipping contours showing the expanding design space as is re-
duced. (a) design space expands by reducing . (b) Showing the design
space and the corresponding reduction in Puf, as defined in [1].
opposite is true of the designer seeking maximum linearity, who
should seek to avoid the clipping case as much as possible.
In any case, it is clear from Fig. 6 that variation in the second
harmonic reactance is less likely to induce clipping behavior
than the introduction of real second harmonic. Fig. 5 shows that
sensitivity decreases as the amount of reactive component
in approaches zero.
Prior work has verified these clipping contours and their
ability to predict regions of high efficiency using load–pull
[34].
VI. DESIGN EXAMPLES
The suggested methodology for optimum exploitation of the
clipping contours tool is as follows.
1) Choose a matching network topology with the appropriate
movement of harmonic impedances over frequency.
2) Configure the network to optimally match the fundamental
impedance.
3) Optimize the network to optimally match the second and
higher harmonics.
A. Topology Choice
For a Class B/J matching network design, it is advantageous
to exploit a key property of the transmission line; its tangen-
tial or oscillatory frequency response. The resulting clockwise
impedance trace on the Smith chart, as demonstrated in Fig. 7,
can be used to achieve the antiphased movement of fundamental
and second harmonic impedances necessary for Class B/J oper-
ation.
Fig. 7 shows an initially acceptable trace behavior of a
non 50- transmission line with a 50- terminating impedance
on a 50- Smith chart. The clockwise rotation can clearly be
seen; however, the second harmonic comes back inside the
Smith chart.
Replacing the terminating broadband load at the end of the
transmission line with an ideal filter can reduce the impedance
seen at the second harmonic. This shows how a transmission
line terminated with a simple low-pass filter is an extremely
effective Class B/J matching network.
Fig. 7. Simple transmission line network showing the clockwise circular move-
ment with frequency.
Fig. 8. Mapping the effect of changing the transmission line terminating
impedance at the second harmonic.
Fig. 9. Introducing a simple transistor output parasitic network.
Fig. 9 shows the network is robust in the presence of low
amounts of parasitic degeneration. Looking at the Igen imped-
ances beyond a simple parasitic network shows the relation-
ship of antiphase and is maintained. The shift in
matching impedances can be corrected by suitable modification
of the filter that is also capable of reversing the curvature of the
trace.
B. Deembedding and OptimumNetwork Design (Demonstrator
A)
Using a Cree CGH40010F 10-W GaN device, a circuit was
designed based on the selected topology (Fig. 10). The circuit
targeted a fundamental band of 2–3 GHz and was tuned to opti-
mize while minimizing the real part of , as shown
in Fig. 11. The reactance ratio between the fundamental and
second harmonic as specified by classical Class B/J theory was
relaxed to achieve minimal real .
The final network was tuned to incorporate the device output
parasitics, thus the size of the transmission line was reduced
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Fig. 10. Ideal matching circuit (device drain at port 1).
Fig. 11. Matching impedances at the Igen plane showing from 2 to 3GHz
and from 4 to 6 GHz. Photograph of demonstrater A on right.
Fig. 12. Input matching impedances presented at the gate and transistor
conjugate match. from 2 to 3 GHz, from 4 to 6, and from 6 to
9 GHz. Schematic of the input filter shown on the right.
from the theoretical 180° phase length. A surface mount in-
ductor was used to supply the drain bias.
The input filter network (Fig. 12) was a simple transmission
line and shunt capacitor to achieve flat gain over the design
bandwidth. In addition, a shunt RC and a series R were added
to maintain unconditional stability from dc to 6 GHz, the manu-
facturer stated maximum operating frequency of the transistor.
-parameters of the packaged and unpackaged die were pro-
vided by the device manufacturer. By converting to
matrices and applying simple matrix manipulation, -parame-
ters blocks for the package parasitics were extracted. The final
deembedding step involved the use of an ideal inductance to
model the bond wire, a wide section of transmission line to
model the bonding pad, and an ideal capacitance to model the
device drain–source capacitance. While this simple technique
proved acceptable at the low gigahertz frequencies targeted by
Fig. 13. Simulated Igen dynamic load lines overlain on the simulated DCIV
traces (a) and IV waveforms (b) across the operating band. Input power was
29 dBm. (a) Dynamic load line across frequency, (b) Igen IV waveforms
showing managed interaction with the knee.
this design, the degree of error will be unacceptable at higher
frequencies. Ideally, the cold FET parasitic extraction technique
would be used to model the parasitics. The lack of an available
device fixture prohibited use of this technique. A commercially
available large-signal device model provided by Cree was used
to verify the simple deembedding network.
The simulated Igen waveforms as extracted using the deem-
bedding (shown in Fig. 13), conformed to the hypothesis of
a voltage-controlled current source. Both voltage and current
were non-negative for the whole of the cycle. The voltage wave-
form did not violate the knee voltage condition and the wave-
forms showed clear similarities to theoretical Class B/J.
When targeting high efficiency, minimizing the loss of the
matching network is as important as engineering the optimal
impedance environment. The transmission loss ( ) of the cir-
cuit shown in Fig. 10 is plotted in Fig. 14. Careful attention was
paid to the tuning of the filter to ensure the cutoff frequency re-
mained acceptably above the maximum fundamental frequency
of operation and the use of lossy surface mount components was
minimized. A small amount of roll-off with frequency was ob-
served both in simulation and later in measurements.
As previously stated, clipping contours predict a large degree
of flexibility in the reactance ratio. Fig. 15 shows
how this ratio was allowed to vary over the targeted fundamental
frequency range, compared to the ideal Class B/J ratio.
Key to the design of this network was the second harmonic
clipping contour tool. Variation in reactance was
permitted to the extent that the clipping contour condition was
not strongly violated. The design targeted high , thus some
violation of the clipping contour was deemed acceptable.
Fig. 16 shows that a small reduction in fundamental
impedance (compared to the predicted ) produced enough
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Fig. 14. Simulated matching network loss (including parasitic network).
Fig. 15. Simulated ratio of reactance, showing the ideal Class B/J
value overlain.
Fig. 16. Clipping contours calculated over frequency from the simulated output
matching networks Igen impedances.
design space at the second harmonic to allow the circuit to
follow the clipping contour.
The circuit was fabricated using a Rogers Corporation
RT5880 Duriod substrate (508- m thick) with a thick clad
aluminum back coating for physical robustness and optimal
thermal performance.
Fig. 17. Measured output power versus frequency for a constant input power
(29 dBm).
Fig. 18. Measured versus frequency for a constant input power (29 dBm).
The output matching network did not use external capacitors
to maximize the circuit and attempt to reduce fabrication vari-
ation due to human error.
C. Demonstrator A Measured Results
All of the following results are measured with an input power
of 29 dBm, a drain voltage of 28V, and a gate voltage of 2.8 V.
The circuit achieved at least 8.5-W output power over the
whole of the design band and a maximum output power of
10.4 W at 2.8 GHz. The power rolled off above 2.9 GHz, as
shown in Fig. 17. The performance extended well below the
design band, suggesting the efficacy of the selected topology.
Drain efficiency followed the trend of output power, with a
nominal value of 60% from 1 to 2.9 GHz. The predicted value
shown in Fig. 18 was calculated using an extremely simple knee
model.
(20)
This knee model was applied to the current waveform if the
clipping contours algorithm predicted the voltage would clip the
current. Both waveforms were then passed through the Fourier
transform and the efficiency was calculated, demonstrating once
more the power of the clipping contour tool and the importance
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Fig. 19. at a constant input power (29 dBm).
Fig. 20. Measured ACPR with single-carrier WCDMA at a constant input
power (29 dBm). No attempt has been made to linearize the circuit.
of avoiding major current waveform modulation in achieving
high-efficiency operation.
Previous work has shown this device capable of up to 70%
under certain conditions. This design was rather conserva-
tive with the selection of to expand the clipping contour de-
sign space, thus limiting the efficiency that could be achieved. A
higher value of would generate less output power because of
the lower Imax, but would enable a lower minimum voltage and
correspondingly a higher efficiency. This highlights the impor-
tance of choosing an appropriate value to achieve optimal
performance.
Large-signal gain is also high for the device (Fig. 19), an ad-
vantage of operating in a (nominally) uncompressed mode.
Fig. 20 demonstrates a representative linearity measurement
with a 5-MHz single carrier WCDMA signal (3.84 chips/s, 0.22
raised root cosine filter). The presented numbers are raw figures
from the device without any attempt at linearization. The ampli-
fier shows a nominal ACPR 30 dB below the carrier frequency
from 1 to 3 GHz.
Due to the wide bandwidth of the device, two separate pream-
plifiers were necessary; Preamplifier A was used to measure
1–2.5 GHz and Preamplifier B above 2.5 GHz. Fig. 20 shows
separate traces for each of the preamplifiers. Preamplifier B de-
graded the signal slightly more than the Mini-Circuits, conse-
quently the true linearity figure of the clipping contours ampli-
fier may be lower.
Fig. 21. Clipping contours demonstrator B. Igen impedances from 2 to 3.5 GHz
for is shown on the left, as well as harmonics. shows large real part
both at the lower and upper band edges. Circuit photograph is on the right.
Fig. 22. Clipping contours from demonstrator B’s simulated Igen impedances.
D. Comparison Demonstrator B (Violating the Clipping
Contour Condition)
A similar amplifier (shown in Fig. 21) was built, this time
violating the clipping contours condition at both the top and
bottom of the band.
This second demonstrator circuit used a 20- resistor in the
output matching network to induce loss at the second harmonic
while keeping flat and maintaining low loss.
This design strongly violated the clipping contour line at both
the lower and upper edges of the design bandwidth, as shown
in Fig. 22. It was expected to see degradation in performance at
the upper and lower edges and a peak in performance mid-band.
Fig. 23 shows the strong correlation between the clipping
contours theory and the measured results. Both upper and lower
band edges experience a significant reduction in performance.
The performance at the mid-band peak was better than demon-
strator A; this is largely attributed to a marginally higher .
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Fig. 23. Measured and predicted [from clipping contours and (20)] for
demonstrator B. Note the different frequency scale to Fig. 18.
VII. CONCLUSION
A novel continuous mode voltage equation first presented in
[34] has been expanded and a fast efficient method for the calcu-
lation of second harmonic clipping contours has been derived.
The clipping contours have been shown to be an extension
of classical Class B/J theory, and as a result, predict the sin-
gular Class B/J conditions. The power of the resulting clipping
contours, especially their role in identifying mode sensitivity to
impedance mismatch, has been highlighted.
A design example has shown how second harmonic clipping
contours can be integrated into a traditional design flow. Two
demonstrator circuits were designed, fabricated, and measured.
The first attempted to obey the constraints of the clipping con-
tours and the second made a deliberate attempt to violate them.
Both circuits used the same transistor and attempted to maintain
all other variables constant.
The non-clipping contour violating circuit was capable of at
least 8.5 W from 1 to 2.9 GHz and 9 W from 1 to 2.2 and 2.7
to 2.9 GHz. The efficiency was approximately 60% from 1 to
2.9 GHzwith aminimum value of 56.8% at 2 GHz. The linearity
was tested under single carrierWCDMA and achieved anACPR
of at least 30 dBc from 1 to 2.9 GHz.
The clipping demonstrator exhibited performance degrada-
tion closely correlated to the extent to that the clipping contour
condition was violated.
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Using Single-Layer Planar Circuit Technology
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Abstract—A new design methodology is presented for the planar
implementation of a classical Marchand balun. A novel intuitive
analysis shows that the Marchand configuration can be designed
optimally to eliminate the phenomenon of “trace separation,”
which is frequently observed in planar implementations. The
new theory shows that this unbalancing effect is caused by the
parasitic transmission line formed between the inner strip and
ground, which is not considered in Marchand’s original coaxial
structures. Compact design equations are derived, based on which
a new innovative structure is proposed and fabricated. This
demonstrates the elimination of trace separation and achieves flat
equal port split over a double octave bandwidth, performing up to
10 GHz, using an industry standard single-layer thin-film process
having a continuous unpatterned ground plane. Popular planar
variants of Marchand’s original structures are also designed and
fabricated to verify the new design equations. These structures are
compared in terms of bandwidth, trace separation, and balanced
port impedances.
Index Terms—Broadband, microwave, planar balun, thin-film
alumina.
I. INTRODUCTION
B ALANCED-TO-UNBALANCED transmission line (TL)transformers, or baluns, have found extensive use in RF
and microwave circuits and systems, and as such have been the
subject of extensive research over several decades; this has re-
sulted in many research papers and hundreds of patents [1]–[8].
Throughout this period, it has become widely recognized that
3-D baluns, usually built around a length of coaxial cable, have
many performance advantages over functionally “equivalent”
planar structures. This is a frustration and disincentive for de-
signers working at gigahertz frequencies, who seek to make use
of the various advantages of differential circuit design that are
almost universally harnessed at lower frequencies. The vastly
reduced physical dimensions, along with the sharp roll-off in
useful ferro-magnetic material properties at gigahertz frequen-
cies, has steered microwave designers down the conservative
path of single-ended design.
An additional frustration for microwave designers is the pro-
liferation of research papers, which, in seeking to replicate the
performance of lower frequency cable baluns, adopt multilayer
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TABLE I
STATE-OF-THE-ART PLANAR BALUNS
planar hybrid balun structures, which do indeed demonstrate
excellent broadband performance [5], [9]. The average practi-
tioner in industry is, however, normally constrained to use avail-
able production processes of which single-layer thin-film gold
deposited ceramic is still a widespread standard, which are not
able to accommodate these multilayer (and often ground de-
fected) structures. Many monolithic microwave integrated cir-
cuit (MMIC) processes do contain multiple metal layers, but
typically all but one of these layers are thin and suffer high loss.
Additionally, the available inter metal insulation layers are typ-
ically too thin to support TLs with a characteristic impedance
close to 50 without unacceptably narrow line widths on the
upper metal layers. The focus of the work reported in this paper
is to develop and demonstrate an optimum balun designmethod-
ology using a conventional thin-film process; the only “luxury”
being the use of plated-through vias. Note, in particular, that
the familiar trick of voiding the backside metal has also been
excluded as an option for most microwave component and sub-
system applications.
With these starting limitations, baluns have been designed
and fabricated, which show state-of-the-art performance for si-
multaneous wide bandwidth and low loss, achieving bandwidths
extending to double octave. This statement is supported by
Table I.
This paper is organized as follows. Section II describes the
evolution of the basic planar balun from a 3-D cable structure,
including a substantially improved analysis based on work by
Marchand [3] in a seminal 1944 paper. This section identifies
two important performance limiters for planar baluns; the
familiar band-limiting effect of the TL formed between the
“outer” conductors of the balun cable to the global ground, and
the much less well understood “trace separation” effect, which
is shown to be caused by the TL formed between the inner
conductor of the balun and ground. Section III introduces a
novel and intuitive analysis, which quantifies the trace separa-
tion phenomenon in the form of a simple relationship between
the various TL impedances. Section IV shows experimental
results that both verify the new design methodology, and also
0018-9480 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
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Fig. 1. Physical cross section of a simple coaxial cable balun.
Fig. 2. As for Fig. 1, but now showing the parasitic .
demonstrate excellent performance. A novel version of a stan-
dard Marchand balun, with an asymmetric number of fingers
in the balun and stub quarter-wave sections, is described here.
This novel balun topology possesses five fingers in the stub
quarter-wave section, and hence, is called the five-finger or
“5F” balun. The physical asymmetry is shown to enable the
designer to eliminate the trace separation effect by conforming
to the relationship introduced in Section III. A measured 5F
balun is presented exhibiting no trace separation and double
octave bandwidth, an exceptional result given the technology
and frequency of operation. These results are then summarized
and concluded in Section V.
II. PLANAR BALUN EVOLUTION
Fig. 1 shows a cross section of a basic TL transforming balun
based on a matched length of coaxial cable. The input is con-
nected to a grounded load, or matched source, and the other end
is connected to a balanced load with a center ground connec-
tion. The properties of TLs dictate that the voltage between
the inner conductor and the inside of the outer conductor re-
mains constant throughout its length and the currents equal and
opposite so long as both ends are terminated by the character-
istic impedance of the cable . Thus, at the balanced end,
the voltage on the outer conductor is forced to take on a nega-
tive value of . As such, this ideal structure behaves as a
perfect balun with infinite bandwidth.
In practice, the voltage on the outside of the outer conductor
also has to comply with TL relationships due to the TL it forms
with the “global” ground plane, which will usually surround the
structure; this additional TL is shown in Fig. 2. This structure
creates a uniform TL between the outer of the balun TL and
a well-defined ground plane to which the unbalanced port is
connected.
The effect of the outer-to-ground TL, which in this paper
is always given characteristic impedance , is to place a
short-circuit shunt stub (SCSS) across one side of the balanced
load. Thus, as shown in Fig. 3, when the balun length reaches
a half wavelength, the balanced output formed by the outer of
the cable is shorted to ground. Ideal balun operation is, in fact,
strictly only observed at the quarter-wave length, although in
Fig. 3. Showing the equivalent electrical schematic of Fig. 2. All TLs shown
from this point onwards are assumed to be a quarter-wavelength long at the
center frequency of operation. (a) Schematic equivalent of Fig. 2. (b) Half-wave-
length simplification. (c) Quarter-wavelength simplification.
Fig. 4. Showing the bandwidth limiting effect of low values of on the
schematic shown in Fig. 3(a), where .
practice useful performance can be obtained over as much as
3:1 or 4:1 bandwidth, which straddles the quarter-wave point
by maximizing , as shown in Fig. 4.
This bandwidth can be considered to be primarily a func-
tion of the value of (assuming is perfectly matched),
and there has been a long historical effort, and many patents,
directed at techniques for increasing this value. These include
the removal of ground-plane metal underneath the balun TL
[14], [15], and at lower frequencies, can be increased by
coiling up the balun TL and/or the use of a ferrite bead or toroid
to achieve increased coupling between the two TL halves [16].
More recently, Smith [17] et al. showed that the lossy properties
of ferrites at gigahertz frequencies can be effectively harnessed
to make a virtual termination at one end of the line. This
appears to be an elegant technique for suppressing the half-wave
resonance in cable baluns, but is not appropriate for planar de-
signs. Note that the value of has no effect on or
at the quarter-wave frequency.
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Fig. 5. MLite configuration. (a) Schematic. (b) MLite versus basic balun
(faded). Both have a physically representative of 100 and the MLite
balun has a to balance the transmission traces.
Fig. 6. Balanced common-mode port reflection coefficients comparing
a basic balun and an MLite balun. Measurement naming convention is
S(portAmode)(portBmode) (ptAindex)(ptBindex) (differentially driven pt
index). Mode: c-common mode. Port Index: 2/3 balanced ports, 1 single ended.
Marchand [3] introduced two important refinements to this
basic balun structure. The first refinement, shown in Fig. 5(a),
is to introduce a “balancing” SCSS connected to the inner con-
ductor of the balun TL at the balanced end; this configuration is
henceforth referred to as the Marchand-Lite (MLite).
This has the effect of equalizing the two balanced transmis-
sion responses, as shown in Fig. 5(b), by introducing a parasitic
to the center conductor equivalent to the parasitic .
An additional benefit, of particular importance in push–pull RF
power amplifier (RFPA) applications, is that it ensures the two
active devices are presented with purely reactive impedances in
even-mode excitation (i.e., at even harmonics, Fig. 6).
This vital property has been widely recognized by the high-
frequency (HF) and very high-frequency (VHF) RFPA commu-
nity, where the use of a balancing stub is almost universally
practiced [18], [19].
Fig. 7. Full Marchand illustrating the structures symmetry.
Fig. 8. Comparing the transmission characteristics of the full Marchand with
the equivalent MLite structure ( , thus optimum
).
Marchand’s second innovation was to reduce the effect of the
reactive impedance that the “ ” SCSSs present to the input
signal on either side of the quarter-wave resonance, as shown
in Fig. 7. This structure is usually referred to in the literature as
simply the Marchand balun, but to distinguish it from the MLite
we call this structure the “Full Marchand.” At lower frequen-
cies this reactance is inductive, and at higher frequencies, it is
capacitive, so a series quarter-wave open-circuit stub (OCSS)
can partially cancel this reactance, giving some improvement in
performance at the band edges. Marchand derived a value for
the characteristic impedance of the stub that would result
in maximally flat transmission performance
(1)
where typically it is assumed that the structure would be phys-
ically symmetrical around the balanced ports at the midpoint.
This assumption forces the parasitic to be identical to
, as the two pieces of the coax TL would be mounted
identically with respect to ground.
Equation (1) is a very important relationship in the present
work inasmuch as in a typical planar case the resulting
value will be much too low to be conveniently realizable using
conventional single-layer hybrid technology.
Fig. 8 shows that although the optimum value of ex-
tends the band edges somewhat, a significantly higher (nonop-
timum, but realizable) value can actually be counterproductive.
This is probably one reason why the “full Marchand” balun is
something of a rarity and most designers elect to use only the
MLites balancing stub.
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Fig. 9. Simple balun schematic with the addition of , the parasitic inner
TL to ground.
Fig. 10. Effect of increasing on the circuit shown in Fig. 9
. (a) Trace separation and bandwidth degradation. (b) Effect of on
trace separation at the quarter-wave frequency.
An equivalent planar structure will have a significant new fea-
ture from the cable balun responses due to an additional parasitic
TL that is formed between the inner strip conductor and ground.
This gives rise to the widely observed phenomenon of “trace
separation,” which much frustrates RFPA designers who seek a
well-balanced amplitude response for push–pull RFPA design
in order to operate both devices at their optimal efficiency.
A typical response is shown in Fig. 10 based on the schematic
shown in Fig. 9. It can be seen that even values of over
400 can cause almost 1 dB of trace separation, generating a
serious imbalance over the entire bandwidth.
Fig. 11. Simplified basic balun with parasitic and .
It has long been recognized that the need to increase the effec-
tive value of can be addressed by using a three-strip struc-
ture (with two “outer” strips shielding a single “inner” strip)
[7], [10]. For a planar structure, if the inner strip is kept very
narrow and the gaps as small as possible (typically 20 m), the
under-lapping fields from the outer strips will partially shield
the inner strip from ground and considerably increase the effec-
tive value of . Consequently, the three-strip structure has
become the usual default choice for planar balun designs.
Clearly, Marchand [3] did not consider the detrimental ef-
fects of this extra “inner-to-ground” TL due to the use of an
entirely coaxial configuration, where the inner conductor is iso-
lated from the global ground. However, it is one of the main re-
sults of the present work to show that a planar full Marchand
configuration can actually cancel out the trace separation ef-
fects, and this benefit can be obtained even for nonoptimum, but
realizable, values for the OCSS impedance . This analysis
will now be presented in Section III.
III. PLANAR BALUN ANALYSIS
This section presents a novel analysis method for planar
baluns with a particular focus on the trace separation problem
that usually arises when adapting coaxial structures to a planar
format. It is not intended to be a general analysis, which have
in any case been previously published [14], [20]. Another
differentiating factor between the new analysis and previous
work is that a more intuitive circuit model referencing physical
impedances is used for the various TLs and coupled TLs, rather
than a physical model based on modal considerations.
Fig. 11 shows a simplified schematic for the analysis of the
basic planar balun shown in Fig. 9. The balun TL is again
modeled as a four-terminal TL with characteristic impedance
, and the TL formed between the outer strip conductors and
the ground plane are modeled as an SCSS with characteristic
impedance . The TL formed between the inner strip con-
ductor and ground are modeled as another TL in parallel with
the inner strip, which has characteristic impedance of .
The structure is terminated with a balanced load of “matched”
value ( either side of the ground), and is excited by
a voltage at the unbalanced input. Two simplifications are
made in order to steer the analysis toward the desired goal of
quantifying the trace separation effect, which are: 1) the analysis
is initially restricted to the center frequency, i.e., the frequency
at which all of the TLs became a quarter wavelength and 2) the
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Fig. 12. Removing and splitting the voltage source.
Fig. 13. Norton equivalent circuit of Fig. 12.
effect of an input source impedance is omitted so that the voltage
is that which would result from an input generator having a
specific internal impedance. As shown in Fig. 10, simulation of
this circuit indicates that trace separation is a phenomenon that
is inherently broadband so it is a worthwhile simplification to
consider this effect only at the center frequency.
Initially we can note that at the quarter-wave point,
presents an open circuit to the outer balanced load, and thus can
be easily eliminated from further analysis, which will focus on
the flow of current in this circuit after some further simplifica-
tion. Furthermore, it can be noted that the voltage source can be
effectively split between the and lines, resulting in a
division of current (Fig. 12).
The two TLs can now be seen to act as impedance inverters,
transforming the feeding voltage sources into current sources
with infinite internal impedance (Norton equivalent circuits).
The circuit of Fig. 13 is now a trivial piece of analysis, and it
is straightforward to show that the ratio of the two output load
voltages, and , is given by
(2)
Equation (2) thus quantifies the trace separation effect, and
simple substitution of values quickly reveals an asymmetry
that is critically sensitive to values that are anywhere
close to unity (as shown in Fig. 14), and the effect persists to a
few tenths of a decibel even when this ratio is a factor of 100.
A similar approach can be applied now to the full Marchand
balun, albeit with some considerable extra complexity.
Studying Fig. 15(a), it is clear that the simplification shown
in Fig. 13 can be reapplied to the left-hand side. The two TLs
shown in Fig. 15 are now operating as a current divider. If the
current can be made equal to the current from the imbal-
ance current generator, the unbalancing current can be elimi-
Fig. 14. Effect of on Voltage imbalance from (2).
Fig. 15. Full Marchand circuit with parasitic TLs before and after applying
the simplification from Fig. 13. (a) Full Marchand schematic with both inner
and outer parasitic TLs shown. (b) After applying the simplification shown in
Fig. 13.
nated from currents , and thus . The circuit equations can
thus be solved to give
(3)
(4)
a remarkable and highly significant result for practical design
purposes.
For example, if wemake two identical structures for the balun
and stub structures, the condition of (4) will be automatically
met, and there will be no trace separation, but typically, will
be 50 , which is some way higher than the likely optimum
value of , as given by (1); indeed this is one of the cases il-
lustrated in Fig. 4 and shows substantial bandwidth degradation
in comparison to the optimum value, but this case may
represent a very useful and practically realizable option for the
hybrid designer constrained by single-layer processing rules in
that it still gives useful bandwidth and minimizes trace separa-
tion.
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Fig. 16. (top) Layout of equal full Marchand. (bottom) Photograph of one of
the fabricated circuits. Port numbers as for Fig. 7. All names relate to line or
gap widths.
IV. MEASUREMENTS
A number of structures have been fabricated to demonstrate
the importance of both (1) and (4). The equal full Marchand
and MLite structures were fabricated on 10-mil-thick (254 m)
and the 5F structures on 15-mil-thick (381 m) alumina
, respectively, the latter in an effort to fur-
ther increase . All structures featured 2/3- m-thick gold
metallization.
A. Equal Full Marchand
A common full Marchand layout is one with equal line widths
and gaps on both sides of the structure. This structures symmet-
rical nature is ideal to investigate (4).
By maintaining identical outer, inner, and gap width on either
side of the center, the value of must equal ; the parasitic
inner TLs on both sides must also be equal. These structures
therefore should obey the new rule (4).
Three separate “equal full Marchand” variants were pro-
duced and measured, all with identical line lengths (4.8 mm),
inner (125 m) and outer (25 m) widths, but with varying
gap widths. Three-port -parameters were measured with a
Rohde & Schwarz ZVA67 network analyzer and the circuit
dimensions were verified with a Nikon MM-800/SL measuring
microscope.
Fig. 17 shows the measured and results of the three
equal Marchand baluns with the feed structures (highlighted in
Fig. 16 top) deembedded, along with data on loss at the center
frequency, fractional bandwidth (FBW), center frequency, and
at the center frequency. As predicted, none of the three
variants displayed significant separation of the and
traces. As the gap width increases, the bandwidth is varying in a
complex nature due to the simultaneous change of three factors,
which are: 1) the increase in ; 2) the decrease in and
; and 3) the decrease in the new parasitic . All
of the structures exhibit significant performance degradation at
the band edges, as predicted by (1) when equals .
Fig. 17. Measured transmission results for the equal full Marchand baluns.
Fig. 18. (top) Layout of MLite. (bottom) Photograph of one of the fabricated
circuits. Port numbers as for Fig. 5(a). All names relate to line or gap widths.
B. MLITE Baluns
The MLite structure, unlike the full Marchand, does not pos-
sess a compensating feature on the stub side, instead
only compensating for (see Fig. 5). The MLite struc-
ture is therefore an ideal candidate for investigating the effect
of .
Varying the stub width should simulate (without influencing
the , , or values) the effect of on the inner
line, mimicking the band-limiting effect on the center conductor
balanced port.
Three structures were fabricated, all with outer, inner, and
gap widths of 125, 25, and 20 m, respectively. All the TLs
are 3.825-mm long. The 20- m gap had been established ex-
perimentally to yield a differential impedance of approxi-
mately 50 . It is important to note that these structures were
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Fig. 19. Transmission results for the fabricated MLite structures with varying
stub widths.
Fig. 20. (top) 5F structure schematic and (bottom) photograph of one of the
fabricated circuits. The TLs on the left-hand side follow the naming convention
from Figs. 16 and 18.
constructed with slightly shorter TLs, and hence, have a higher
frequency response.
Fig. 19 clearly shows the bandwidth limiting effect on the
inner (dashed) balanced port. As the width of the stub increases,
the SCSS impedance decreases leading to greater trace separa-
tion at the band edges. Simple microstrip closed-form models
suggest TL widths of 250, 500, and 750 m correspond to char-
acteristic impedances of 140, 115, and 100 , respectively. The
similarity of and for the 250- m stub result would
tend to suggest that the characteristic impedance of the stub
is equal to , giving a balanced, but separated response.
We can therefore deduce that the value achieved here is
approximately 140 . The asymmetry in the traces about the
quarter-wave frequency may be the result of the compensating
stub possessing a longer effective length than the coupled TLs.
This is a significant result as it demonstrates, given the
achieved , the maximum achievable bandwidth of a
Fig. 21. Transmission results for the fabricated 5F structures with varying stub
gaps. (a) Three fabricated 5F structures. Transmission data shown on the same
scale as Fig. 19 for ease of comparison. (b) Comparing the 5F structures with
the optimal equal full Marchand (26- m gap) highlighting the trace separation
control.
three-strip structure of these dimensions in this technology of
approximately 4:1 without compensating for trace separation.
C. Novel 5F Structures
In order to build a structure that attempts to satisfy both
(1) and (4), it must simultaneously reduce both and
, while maintaining a high and
to maximize bandwidth. To achieve this, the full Marchand
structure was modified, by increasing the number of fingers
on the stub side from three to five. While multiple fingered
coupled structures are not in themselves novel [7], [10], [21],
the application of this technique to apply a methodical approach
to minimize trace separation in planar TL baluns is to the best
of these authors’ knowledge, a first.
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We call the structure shown in Fig. 20 the “five finger stub full
Marchand” (5F). The addition of an extra “center” conductor
results in increased coupling between the inner and outer, low-
ering the impedance by effectively connecting two
lines in parallel. The physical dimensions of the inner conduc-
tors on both main and stub sides of the structure are identical,
and therefore the and values for each line
should be almost identical, maintaining the relationship stipu-
lated by (4).
Fig. 21 demonstrates conclusively the control of the trace sep-
aration by the value of . By adjusting the stub gap width, it
is clear that trace separation can be eliminated without affecting
bandwidth. In addition, by comparing this result with the MLite
result in Fig. 19 and scaling the band edges by the increase in
center frequency, it can be observed that the 4:1 or double-oc-
tave bandwidth of the MLite structure has been maintained.
Fig. 21 also overlays the transmission traces of the optimal equal
full Marchand balun in Fig. 4, showing the significant improve-
ment in bandwidth of the 5F structure over the classical equal
Marchand topology. Fig. 21 also shows the group delay of the
optimal (no trace separation) 5F balun and the equal full Marc-
hand, demonstrating that the associated dispersion effects of the
microstrip on these structures is minimal.
V. CONCLUSION
This paper has provided a practical guide to designing
state-of-the-art balun structures on industry-standard
single-metal layer processes without modifying the ground
plane metal. An intuitive method for analyzing planar balun
structures has been presented; this technique has been applied
to three cardinal balun topologies as observed in literature, the
classical two- or three-strip balun, the Marchand lite and the full
Marchand. Earlier work by Marchand has been acknowledged
and expanded to accommodate the presence of a new parasitic
introduced by the move to planar structures, , not present
in Marchand’s original work. The effect of this additional para-
sitic line on balun performance has been quantified and a novel
theoretical analysis yielded a design rule, which, when obeyed,
eliminated the “trace separating” effect of . Various
balun structures were fabricated to verify these theorems and a
novel adaptation to the full Marchand structure was designed.
This novel structure demonstrated exceptional performance,
approaching double octave bandwidth, low transmission
loss, and virtually eliminating the trace separation observed
in conventional planar balun structures.
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